

6.3 Graphics Processor

The Graphics Processor is based on the graphics processor used in the AMD Geode™ GX processor with several features added to enhance performance and functionality. Like its predecessor, the AMD Geode LX processor's Graphics Processor is a BitBLT/vector engine that supports pattern generation, source expansion, pattern/source transparency, 256 ternary raster operations, alpha blenders to support alpha-BLTs, incorporated BLT FIFOs, a GeodeLink™ interface and the ability to throttle BLTs according to video timing. Features added to the Graphics Processor include:

- Command buffer interface
- Hardware accelerated rotation BLTs

- Color depth conversion
- Palletized color
- Full 8x8 color pattern buffer
- Channel 3 - third DMA channel
- Monochrome inversion

The block diagram of the AMD Geode LX processor's Graphics Processor is shown in Figure 6-10. Table 6-7 on page 238 presents a comparison between the Graphics Processor features of the AMD Geode GX and LX processors.




Figure 6-10. Graphics Processor Block Diagram

Table 6-7. Graphics Processor Feature Comparison

| Feature | AMD Geode™ GX Processor | AMD Geode™ LX Processor |
|--|---|--|
| Color Depth | 8, 16, 32-bpp | 8, 16, 32-bpp (A) RGB 4 and 8-bit indexed |
| ROPs | 256 (src, dest, pattern) | 256 (2-src, dest and pattern) |
| BLT Buffers | FIFOs in Graphics Processor | FIFOs in Graphics Processor |
| BLT Splitting | Managed by hardware | Managed by hardware |
| Video Synchronized BLT/Vector | Throttle by VBLANK | Throttle by VBLANK |
| Bresenham Lines | Yes | Yes |
| Patterned (stippled) Lines | No | Yes |
| Screen to Screen BLT | Yes | Yes |
| Screen to Screen BLT with mono expansion | Yes | Yes |
| Memory to Screen BLT | Yes (through CPU writes) | Yes (throttled rep movs writes) |
| Accelerated Text | No | No |
| Pattern Size (Mono) | 8x8 pixels | 8x8 pixels |
| Pattern Size (Color) | 8x1 (32 pixels) | 8x8 pixels |
| | 8x2 (16 pixels) | |
| | 8x4 (8 pixels) | |
| Monochrome Pattern | Yes | Yes (with inversion) |
| Dithered Pattern (4 color) | No | No |
| Color Pattern | 8, 16, 32-bpp | 8, 16, 32-bpp |
| Transparent Pattern | Monochrome | Monochrome |
| Solid Fill | Yes | Yes |
| Pattern Fill | Yes | Yes |
| Transparent Source | Monochrome | Monochrome |
| Color Key Source Transparency | Y with mask | Y with mask |
| Variable Source Stride | Yes | Yes |
| Variable Destination Stride | Yes | Yes |
| Destination Write Bursting | Yes | Yes |
| Selectable BLT Direction | Vertical and Horizontal | Vertical and Horizontal |
| Alpha BLT | Yes (constant α or α/pix) | Yes (constant α , α/pix , or sep. α channel) |
| VGA Support | Decodes VGA Register | Decodes VGA Register |
| Pipeline Depth | 2 ops | Unlimited |
| Accelerated Rotation BLT | No | 8, 16, 32-bpp |
| Color Depth Conversion | No | 5:6:5, 1:5:5:5, 4:4:4:4, 8:8:8:8 |

6.3.1 Command Buffer

The AMD Geode LX processor supports a command buffer interface in addition to the normal two-deep pipelined register interface. It is advised that software use either the command buffer interface or the register interface. It is possible to use both, however, all pending operations should be allowed to complete before making the switch. The command buffer interface is controlled through four registers that specify the starting address of the command buffer, the ending address of the command buffer, the current write pointer and the current read pointer. The base address (top 12 bits) of the command buffer is specified in the GLD_MSR_CONFIG (MSR A0002001h). During initialization, a block of memory is allocated to be the command buffer space. This block must be entirely contained within a non-cacheable 16 MB region of physical memory. The Geode LX processor will not issue coherent transactions for the command buffer or any other memory operations. The starting address should be written to GP_CMD_TOP and the ending address should be written to GP_CMD_BOT (GP Memory Offset 50h and 54h respectively). The starting address should also be written to GP_CMD_READ (GP Memory Offset 58h). Writing to GP_CMD_READ automatically updates GP_CMD_WRITE (GP Memory Offset 5Ch). From this point, software can ini-

tiate an action in the processor by writing a command buffer structure into memory at the write address (GP_CMD_WRITE), then updating the write address to point to the next available space in the command buffer, either the next contiguous DWORD address, or the buffer starting address (GP_CMD_TOP) if the wrap bit is set in the command buffer control word. Command buffers are allowed to wrap around the end of the command buffer space (i.e., whenever the end of the space is reached, the hardware will continue fetching at the beginning of the space creating a circular buffer). However, software may force a wrap before the end of the buffer space is reached by setting the wrap bit in the control word, which causes the hardware to reset its read pointer to the beginning of the buffer space when the current command buffer is complete.

Do not attempt to perform a BLT that expects host source data for both the old source channel and channel 3 unless one of the channels is receiving its host source data through the command buffer, and the other is receiving it directly from the processor. If this rule is violated, the GP and/or the entire system may hang.

The structure of a BLT command buffer is as follows:

Table 6-8. BLT Command Buffer Structure

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------------|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| W | 0 | 0 | S | RSVD | | | | | | | | | | | | Write Enables | | | | | | | | | | | | | | | |
| GP_RASTER_MODE Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_DST_OFFSET Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_SRC_OFFSET Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_STRIDE Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_WID_HEIGHT Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_SRC_COLOR_FG Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_SRC_COLOR_BG Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_COLOR_0 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_COLOR_1 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_DATA_0 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_DATA_1 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_CH3_OFFSET Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_CH3_MODE_STR Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_CH3_WIDHI Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_BASE_OFFSET Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_BLT_MODE Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DTYPE | | | | RSVD | | | | | | | | | | | | DCOUNT | | | | | | | | | | | | | | | |
| Optional Data Word 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Optional Data Word 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ... | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Optional Data Word n | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-9. Vector Command Buffer Structure

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|---------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| W | 0 | 1 | S | RSVD | | | | | | | | | | | | | Write Enables | | | | | | | | | | | | | | |
| GP_RASTER_MODE Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_DST_OFFSET Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_VEC_ERR Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_STRIDE Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_VEC_LEN Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_SRC_COLOR_FG Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_COLOR_0 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_COLOR_1 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_DATA_0 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_PAT_DATA_1 Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_CH3_MODE_STR Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_BASE_OFFSET Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GP_VECTOR_MODE Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-10. LUT (Lookup Table) Load Command Buffer Structure

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|---|---|---|---|---|----|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| W | 1 | 0 | S | RSVD | | | | | | | | | | | | | | | | | | | | | | | WE | | | | |
| GP_LUT_INDEX Data | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DTYPE | | | | RSVD | | | | | | | | | | | | | DCOUNT | | | | | | | | | | | | | | |
| Optional Data Word 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Optional Data Word 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ... | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Optional Data Word n | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-11. Data Only Command Buffer Structure

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------------|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| W | 1 | 1 | 0 | RSVD | | | | | | | | | | | | | | | | | | | | | | | 1 | | | | |
| DTYPE | | | | RSVD | | | | | | | | | | | | | DCOUNT | | | | | | | | | | | | | | |
| Optional Data Word 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Optional Data Word 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ... | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Optional Data Word n | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Where:

Table 6-12. Bit Descriptions

| Name | Description |
|--------|--|
| WE | Write Enable. One bit for each of the required DWORDs which follow in the command buffer. A set bit indicates that the field is valid and should be updated in the GP. A clear bit indicates the field should be skipped. |
| W | Wrap Bit. If set, then return to the top of command buffer space after executing this buffer. |
| S | Stall Bit. Execution of this command will be stalled until the GP's pipeline is empty. |
| DTYPE | Data Type. Type of data that follows: 000: Host source data to old host source channel 001: Host source data to new channel 3 010: Pattern data to GP_PAT_COLOR_2 - GP_PAT_COLOR5 (GP Memory Offset 20h-2Ch) 011: Write data for LUT/color pattern space 1xx: Reserved |
| DCOUNT | DWORD Count. Number of DWORDs of data that follow. |

6.3.2 Channel 3

Channel 3 is an additional DMA channel (in addition to the first two channels: source and destination) that can fetch data from memory or receive it through host source writes. This channel has all of the data conversion features built in to perform rotational BLTs, color depth conversions, palletized color support (LUT lookups), 8x8 color pattern, and patterned vector support. The data coming out of this DMA pipeline can selectively be steered into the old source channel or the old pattern channel, whichever is more natural for a given ROP. Note that not all data coming out of this pipeline can be arbitrarily ROPed with other data (i.e., rotational BLT data can not be ROPed with any other channel, alpha data is expected to be used as input to the alpha unit). The behavior of channel 3 is controlled through GP_CH3_MODE_STR (GP Memory Offset 64h). Channel 3 is also set up to be mostly independent from the other two channels, so it calculates its own addresses and pixel counters based on the GP_CH3_OFFSET and GP_CH3_WIDHI (GP Memory Offset 60h and 68h respectively). It is possible to set up this channel with a different width and height than the destination (i.e., a rotation BLT will have width and height swapped from the destination). As long as the number of pixels to be fetched is the same as the output, there should be no problem. If this channel has too few pixels to complete the BLT and is not in host source mode, the BLT will terminate when this channel has fetched all of the requested data, and the underflow bit will be set in GP_BLT_STATUS (GP Memory Offset 44h). If this channel has pixels left when the BLT is complete, the extra pixels are discarded and the overflow bit is set in GP_BLT_STATUS.

Channel 3 has the ability to begin prefetching data for a pending BLT before the active BLT has completed. The PE bit in the GP_CH3_MODE_STR register (GP Memory Offset 64h[19]) can be set to allow prefetching for that BLT. Prefetching can safely be set for any BLT that does not require write data from the previous BLT as read data on channel 3. The GP does no hazard checking to verify the safety of the prefetch. This feature will incrementally improve performance as it allows the GP to make use of bus bandwidth that would otherwise have gone unused. Prefetching has the lowest bus priority and is only done opportunistically.

The X and Y bits (bits 29 and 28) in the GP_CH3_MODE_STR register do not need to be programmed the same as the bits in the GP_BLT_MODE register (GP Memory Offset 40h). If they are the same, the result is a source copy. If both bits are programmed opposite from the GP_BLT_MODE register, then the result is a 180° rotation. If only one bit is opposite, the result is a flip in that direction.

When the current operation is a vector, channel 3 can generate byte enables to stylize the vector based upon the programmed pattern. Channel 3 cannot be used to generate any pixel data while rendering vectors.

6.3.2.1 Rotating BLTs

This feature of the GP allows bitmaps to be rotated 90°, 180° or 270°. The 90° and 270° modes work by reading vertical strips of the source bitmap that are one cache line (32 bytes) wide starting at either the top right or bottom left corner of the bitmap. The output is written as tiles that are one cache line wide by either 8, 16 or 32 pixels tall, depending on the color depth of the input data stream. Because the data is not written out in scan line order, none of the other channels can be correctly ROPed with the data, so this operation should be treated as a source copy. Also, because the entire buffer memory will be used for the fetched data, the input data stream may not be indexed color (it may be declared as 8-bpp, but it will not be converted through LUT lookups. This may be done on a second pass after the rotation).

To program a rotation BLT of 90° clockwise, the rotation bit should be on in the GP_CH3_MODE_STR register (GP Memory Offset 64h[23]), the X and Y bits for channel 3 should be clear and set respectively, the X and Y in the GP_BLT_MODE register (GP Memory Offset 40h[9:8]) should both be clear, GP_CH3_OFFSET (GP Memory Offset 60h) should point to the bottom left corner of the source and GP_DST_OFFSET (GP Memory Offset 00h) should point to the top left corner of the destination.

To program a rotation BLT of 270° clockwise, the rotation bit should be on in the GP_CH3_MODE_STR register, the X and Y bits for channel 3 should be set and clear respectively, the X and Y in the GP_BLT_MODE register should both be clear, GP_CH3_OFFSET should point to the top right corner of the source and GP_DEST_OFFSET should point to the top left corner of the destination.

To program a rotation BLT of 180° clockwise, the rotation bit should be off in the GP_CH3_MODE_STR register, the X and Y bits for channel 3 should be opposite their counterparts in the GP_BLT_MODE register, and GP_CH3_OFFSET should point to the opposite corner from GP_DEST_OFFSET.

For all rotations, it is required that both the source stride and the destination stride be aligned to a cache line boundary (i.e., bottom 5 bits of stride are all 0s). Do not attempt to rotate host source data. The fill algorithm would be too complex and the likelihood of causing a FIFO underrun and hanging the GP is too high.

Note that for rotation BLTs, the PL bit in the GP_CH3_MODE_STR register (GP Memory Offset 64h[20]) may not be set. The entire buffer is needed for the rotation so the LUT and pattern data may not be retained.

6.3.2.2 Rotating Video

The GP is primarily an RGB engine that does not natively understand YUV data. However, it is possible to perform video rotations using the GP hardware assuming the data is formatted correctly. If the data is in 4:2:0 format with the Y data separated from the UV data, the rotation can be performed by passing each channel of the image separately through the GP and setting the color depth appropriately. For the Y data, the color depth should be set to 8-bpp 3:3:2. The same is true for the U and V data if they are in separate channels. If the U and V data are combined in one buffer then the color depth should be set to 16-bpp 5:6:5. Similarly, 4:4:4 format data can also be supported if each channel is stored in its own buffer.

6.3.2.3 Color Depth Conversion

If the BPP/FMT bits in the GP_CH3_MODE_STR register (GP Memory Offset 64h[27:24]) are set different than the BPP/FMT bits in the GP_RASTER_MODE register (GP Memory Offset 38h[31:28]), then the incoming data is converted to match the output format. If the BGR bit (GP Memory Offset 64h[22]) is set, then the red and blue channels of the data will be swapped prior to the depth conversion (if any).

A 24-bpp source format is supported on channel 3 allowing packed RGB pixels to be unpacked as they are written into the frame buffer. For this format, the channel 3 width is specified in DWORDs, not pixels. As a result, the channel 3 offset for 24-bpp data must therefore be aligned to a DWORD boundary. BGR conversion is not possible in this format since this operation is done before the depth conversion. 24-bpp images may not be rotated, they would need to be converted into another format first.

6.3.2.4 Palletized Color Support

If the Preserve LUT Data bit is set in the GP_CH3_MODE_STR register (GP Memory Offset 64h[20]) then 1K of the 2K buffer space will be allocated to be a LUT. As long as this bit remains set, the LUT data is preserved as written. Setting this bit has the impact of slightly lowering performance since it limits the prefetch ability of the GP, or its ability to receive massive amounts of host source data. This is unlikely to be a significant issue, but if the LUT is not needed for future BLTs, then clearing this bit is recommended. It is required to be cleared during rotations since the entire 2K buffer space is needed.

If the BPP/FMT bits in the GP_CH3_MOD_STR register (GP Memory Offset 64h[27:24]) indicate that the incoming data is either 4 or 8-bpp indexed mode, then the LUT will be used to convert the data into 16 or 32-bpp mode as specified in the GP_RASTER_MODE register's BPP/FMT field (GP Memory Offset 38h[31:28]). The LUT should be loaded prior to initiating such a BLT by writing an address to the GP_LUT_INDEX register (GP Memory Offset 70h) followed by one or more DWORD writes to the GP_LUT_DATA register (GP Memory Offset 74h) that will be loaded into the LUT starting at that address. The

address automatically increments with every write. Addresses 00h-FFh are used for 8-bpp indexed pixels and addresses 00h-0Fh are used for 4-bpp indexed pixels. The result of a lookup is always a DWORD. If the output format is only 16-bpp, then only the data in the two least significant bytes is used.

For 4-bpp incoming data, two pixels are packed within a byte such that bits[7:4] contain the leftmost pixel and bits[3:0] contain the rightmost pixel. The pixel ordering for 4-bit pixels is shown in Table 6-13.

For host source data, the starting offset into the first DWORD is taken from GP_CH3_OFFSET[1:0] (and GP_CH3_OFFSET[28] if the data is 4-bpp). For data being fetched from memory, GP_CH3_OFFSET[23:0] specifies the starting byte and GP_CH3_OFFSET[28] specifies the nibble within the byte for 4-bpp mode.

Note that, regardless of the output pixel depth, palletized color has a throughput of no more than one clock per pixel. The LUTs share memory with the incoming data FIFO, so the datapath first pops the incoming indexed pixels out of the FIFO (8 or 16 at a time), then performs the LUT lookup, one pixel per clock, for the next 8 or 16 clocks, then must pop more data out of the FIFO.

Table 6-13. Pixel Ordering for 4-Bit Pixels

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|---------|----|----|----|---------|----|----|----|---------|----|----|----|---------|----|----|----|---------|----|---|---|---------|---|---|---|---------|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Pixel 6 | | | | Pixel 7 | | | | Pixel 4 | | | | Pixel 5 | | | | Pixel 2 | | | | Pixel 3 | | | | Pixel 0 | | | | Pixel 1 | | | |

6.3.2.5 Anti-Aliased Text Support

Channel 3 can be setup to fetch 4-bpp alpha channel data that can be combined with either 16 or 32-bpp color or monochrome source data using the alpha unit in the GP. The depth and type in the GP_CH3_MODE_STR register should be setup to indicate 4-bpp alpha and the AS bits in the GP_RASTER_MODE register (GP Memory Offset 38h[19:17]) should be set to 110 to select the alpha from channel 3.

6.3.2.6 8x8 Color Pattern

Channel 3 can also be configured to source full color patterns into the GP. The pattern data is stored in the 2K buffer using writes to the GP_LUT_INDEX and GP_LUT_DATA registers (GP Memory Offset 70h and 74h, respectively) as done for loading the LUT. Addresses 100h-10Fh are used for 8-bpp patterns, 100h-11Fh are used for 16-bpp patterns and 100h-13Fh are used for 32-bpp patterns. Note that this data will not be persistent in the buffer. If channel 3 is later used in non-pattern mode, then the pattern data will no longer be present in the buffer. Therefore it is usually necessary to reload the pattern data before any BLT requiring 8x8 color pattern support. The depth of the pattern is determined by the BPP/FMT bits (GP Memory Offset 64h[27:24]) of the GP_CH3_MODE_STR register (4-bpp is not allowed in

pattern mode). The output of the pattern hardware is converted to the depth specified in the BPP/FMT GP bits (Memory Offset 38h[31:28]) of the GP_RASTER_MODE register if the two depths do not match.

6.3.2.7 Patterned Vectors

When pattern mode is enabled during a vector operation, channel 3 generates a patterned (stippled) vector. This is a linear monochrome pattern that is stored in the LUT at locations 100h and 101h. The first DWORD (100h) contains the pattern, which is a string of four to 32 bits starting at bit 0. The second DWORD is used to indicate the length of the pattern and is a string of four to 32 ones starting at bit 0. Tables 6-14 and 6-15 show an example vector pattern and length. The result of this vector pattern/length would be a 14-bit long pattern that, when repeated, looks Figure 6-11.

The dark pixels are rendered using the selected ROP, while the light pixels are transparent. The ROP may contain any combination of source, destination and pattern. If pattern is enabled in the ROP, it comes from the old (non-channel 3) pattern hardware. Note that a vector pattern must be at least four pixels long. For shorter patterns (i.e., two on, one off), repeat the pattern in the pattern registers until it is at least four pixels long.

Table 6-14. Example Vector Pattern

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |

Table 6-15. Example Vector Length

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |



Figure 6-11. 14-Bit Repeated Pattern

6.3.2.8 Channel 3 Host Source

Channel 3 also supports host source data writes. When the HS bit is set in the GP_CH3_MODE_STR register (GP Memory Offset 64h[18]), the channel 3 fetch engine is disabled and the FIFOs are filled via register writes to the GP_CH3_HSRC register (GP Memory Offset 6Ch) or its aliased space. If the PL bit in the GP_CH3_MODE_STR register (GP Memory Offset 64h[20]) is not set then the GP can accept 2 KB of data through host source writes before its buffers are full. However, since monochrome is not supported on this channel, the output flow rate of data closely matches the input flow (worst case is 8:1 if output is 32-bpp and input is 4-bpp) so it is unlikely that the GP will ever fill up. If it does fill its 2K buffer, then writes from the GLIU will be disabled until there is space available to store it. Software should not have to poll this interface to keep from overrunning the FIFOs. It should be noted that, while it is possible to program the GP to accept host source data on both the source channel and channel 3, this should not be done unless one of the channels is filled through the command buffer and the other through direct writes to the register. If this is the case, it is recommended that the source channel be filled through the command buffer and channel 3 be filled through register writes, since this will eliminate polling and provide higher performance. It will probably require less memory as well since the data into the source channel will likely be monochrome and fit into a smaller command buffer.

6.3.2.9 Channel 3 Hints

Software should try to setup the BLTs to use channel 3 whenever possible. This channel is designed to have the highest performance, since it is capable of prefetching great quantities of data even before a BLT actually starts. This channel must be used when performing rotating BLTs, color depth conversions, palletized color, or 8x8 color patterns. This channel can carry source data, destination data, per-pixel alpha data, or pattern data. This channel cannot be used for monochrome data, and cannot be used for source or destination data if it must be ROPed with 8x8 pattern data. If the pattern does not need to be 8x8, then the old pattern hardware should be used as this will free up channel 3 to be used for higher performance memory fetches and host source data.

The source channel has the next highest performance, and should be used if two channels are necessary or if the data cannot be carried on channel 3. This channel can be used to fetch destination data, and the performance will be higher than using the destination channel.

The destination channel should only be used to carry destination data when it cannot be carried on either of the other two channels. This should only be the case when the ROP calls for source, destination and pattern, when the operation is a vector, or when alpha requires an A and B channel. In all other cases, performance will be higher if destination is fetched on either the source channel or channel 3.

6.3.3 BLT Operation

To perform a BLT, several registers must first be configured by the driver to specify the operation of the BLT engine. These registers specify the source and destination offsets into the frame buffer, the width and height of the BLT rectangle, and the raster mode or alpha blend mode. In addition, any source colors, pattern colors, and pattern data should be loaded before initiating a BLT.

BLTs are initiated by writing to the GP_BLT_MODE register (GP Memory Offset 40h). This register indicates the need for source and destination data, and defines the type of source data, and the direction in which the BLT should proceed. Color BLTs may be performed from left to right or right to left, top to bottom or bottom to top. This allows data to be transferred within the screen space without corrupting the areas from where the data is being copied. When monochrome source is used, however, the BLT must be performed from left to right.

Instead of BLT buffers (L1 cache), Source Read, Destination Read, and Destination Write FIFOs are used to temporarily store the data that flows through the Graphics Processor. Overflowing the FIFOs is not possible since the transfer is managed by the hardware anywhere within the 16 MB frame buffer memory region. At the start of a BLT, two cache lines of destination data and up to four cache lines of source data are fetched (if needed). Source data is fetched in groups of four cache lines, when possible.

Source data may either be read from within the frame buffer memory space or received from the CPU via writes to the GP_HST_SRC register (GP Memory Offset 48h). In either case, the data may be monochrome or color, as specified in the GP_BLT_MODE register (GP Memory Offset 40h). If no source color is specified, the contents of the GP_SRC_COLOR_FG register (GP Memory Offset 10h) is used as the default. For a solid fill, neither source, destination, nor pattern are required and the resulting output pixel is derived from the contents of the GP_PAT_COLOR_0 register (GP Memory Offset 18h). The destination of the BLT is always within the frame buffer memory region and is always the specified color depth, never monochrome.

A bit is provided in the mode registers to allow BLTs and vectors to be throttled. When this bit is set for a particular operation, that operation does not begin executing until the next time the video timing enters vertical blank (VBLANK). This function can be used to improve 2D quality by minimizing tearing that occurs when writing to the frame buffer while the image is being drawn to the screen.

6.3.4 Vector Operation

Generating a vector requires a similar setup to a BLT. Registers must be written to specify the X and Y offsets of the starting position of the vector within the frame buffer, the vector length, and the three error terms required by the Bresenham algorithm. In addition, any pattern colors and pattern data should be loaded before initiating the vector. Source data is not fetched when rendering vectors. Instead, the contents of the GP_SRC_COLOR_FG register (GP Memory Offset 10h) are used as the constant color for the vector.

Vectors are initiated by writing to the GP_VECTOR_MODE (GP Memory Offset 3Ch) register. This register also indicates the need for destination data, and defines the major axis (X or Y) and the major and minor directions (incrementing or decrementing) of the vector.

As in the BLT operation, vectors can be throttled by video timing to prevent tearing. Setting the TH bit in the GP_VECTOR_MODE register (GP Memory Offset 3Ch[4]) causes the Graphics Processor to wait until the next time that video timing enters VBLANK before beginning to render the vector.

6.3.5 Pipelined Operation

Most of the graphics registers are pipelined. When the registers are programmed and the operation begins, the contents of the registers are moved from slave registers to master registers, leaving the slave registers available for another operation. A second BLT or vector operation can then be loaded into the slave registers while the first operation is rendered. If a second BLT is pending in the slave registers, additional write operations to the graphics registers will corrupt the register values of the pending BLT. Software must prevent this from happening by checking the Primitive Pending bit in the GP_BLT_STATUS register (GP Memory Offset 44h[2]).

The GP_PAT_COLOR_2 through GP_PAT_COLOR_5 (GP Memory Offset 20h-2Ch) registers are not pipelined. If they are used in a new graphics operation, they should not be written when the Primitive Busy bit (GP Memory Offset 44h[0]) is set and the Primitive Pending bit is not set in the GP_BLT_STATUS register, and the active operation is using these registers. Writing to these registers when a BLT is active corrupts that operation.

6.3.6 Pattern Generation

The Graphics Processor contains hardware support for 8x8 monochrome patterns (expanded to two colors), and color patterns. Color patterns can be 8x4 in 8-bpp mode, 8x2 in 16-bpp mode, and 8x1 in 32-bpp mode. Pattern alignment is based on the destination X and Y LSBs of the pixel being drawn, so software can perform pattern justifications by adjusting these two parameters. For solid fill primitives, the pattern hardware is disabled and the pattern color is always sourced from the GP_PAT_COLOR_0 register (GP Memory Offset 18h).

6.3.6.1 Monochrome Patterns

Monochrome patterns are enabled by selecting monochrome pattern mode in the GP_RASTER_MODE register (GP Memory Offset 38h). Pixels that correspond to a clear bit in the pattern are rendered using the color specified in the GP_PAT_COLOR_0 (GP Memory Offset 18h) register, and pixels that correspond to a set bit in the pattern are rendered using the color specified in the GP_PAT_COLOR_1 register (GP Memory Offset 1Ch).

If the pattern transparency bit is set in the GP_RASTER_MODE register (GP Memory Offset 38h), those pixels corresponding to a clear bit in the pattern data are not drawn, leaving the frame buffer pixels at these locations untouched.

The pattern itself is loaded into the GP_PAT_DATA_0 and GP_PAT_DATA_1 registers, with row 0 loaded into GP_PAT_DATA_0 (GP Memory Offset 30h[7:0] (bit 7 being the left-most pixel on the screen)), and row 7 loaded into GP_PAT_DATA_1 (GP Memory Offset 34h[31:24], see Table 6-16).

6.3.6.2 Color Patterns

Color patterns are enabled by selecting the color pattern mode in the GP_RASTER_MODE register (GP Memory Offset 38h). In this mode, both of the GP_PAT_DATA registers and all six of the GP_PAT_COLOR registers are combined to provide a total of 256 bits of pattern. The number of lines that the pattern can hold is dependent upon the number of bits per pixel. When performing a BLT that needs a deeper color pattern than is supported (such as 8x8), software is responsible for breaking the BLT into blocks such that the height of each block does not exceed the depth of the pattern. After each block is completed, software must update the pattern registers before continuing with the next block of the BLT. As a result of having a programmable stride value, it is now possible to reduce the number of passes required to perform a BLT requiring a color pattern, by multiplying the stride value by the number of passes that are required to perform the BLT. For example, in 8-bpp mode, where only an 8x4 pattern fits, the stride value could be doubled such that all of the even lines

would be BLT'd during the first pass, and all of the odd lines during the second pass. The pattern registers should be programmed with the even lines on the first pass and the odd lines on the second pass, and the Y Offset value should be the start of the bitmap on the first pass and the start of the second line of the bitmap on the second pass. The algorithm can be extended to handle 8x2 and 8x1 patterns in four and eight passes. This only works, however, when the source and destination are non-overlapping. When performing an overlapping BLT, it is necessary to fall back to breaking the BLT into four, two, or one consecutive lines and reprogramming the pattern registers between each block.

Pattern transparency is not supported in color pattern mode.

In 8-bpp mode, there is a total of four lines of pattern, each line with eight pixels as illustrated in Table 6-17 on page 248.

Table 6-16. Example of Monochrome Pattern

| | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| GP_PAT_DATA_0[7:0] - 14h | | | | | | | | |
| GP_PAT_DATA_0[15:8] - 22h | | | | | | | | |
| GP_PAT_DATA_0[23:16] - 41h | | | | | | | | |
| GP_PAT_DATA_0[31:24] - 80h | | | | | | | | |
| GP_PAT_DATA_1[7:0] - 41h | | | | | | | | |
| GP_PAT_DATA_1[15:8] - 22h | | | | | | | | |
| GP_PAT_DATA_1[23:16] - 14h | | | | | | | | |
| GP_PAT_DATA_1[31:24] - 08h | | | | | | | | |

Table 6-17. Example of 8-Bit Color Pattern (3:3:2 Format)

| | Byte 7 | Byte 6 | Byte 5 | Byte 4 | Byte 3 | Byte 2 | Byte 1 | Byte 0 |
|--|--------|--------|--------|--------|--------|--------|--------|--------|
| GP_PAT_DATA_1 (02024002h) GP_PAT_DATA_0 (40024002h) | 02 | 02 | 40 | 02 | 40 | 02 | 40 | 02 |
| GP_PAT_COLOR_1 (0240E340h) GP_PAT_COLOR_0 (0240E340h) | 02 | 40 | E3 | 403 | 02 | 40 | E3 | 40 |
| GP_PAT_COLOR_3 (40E300E3h) GP_PAT_COLOR_2 (40E300E3h) | 40 | E3 | 00 | E3 | 40 | E3 | 00 | E3 |
| GP_PAT_COLOR_5 (0240E340h) GP_PAT_COLOR_4 (0240E340h) | 02 | 40 | E3 | 40 | 02 | 40 | E3 | 40 |

In 16-bpp mode, there is a total of two lines of pattern, each line with eight pixels as illustrated in Table 6-18. In 32-bpp mode, there is only one line of pattern with eight pixels. The ordering of the registers in the line from left to right is as follows:

- 1) GP_PAT_COLOR_5
- 2) GP_PAT_COLOR_4
- 3) GP_PAT_COLOR_3
- 4) GP_PAT_COLOR_2
- 5) GP_PAT_COLOR_1
- 6) GP_PAT_COLOR_0
- 7) GP_PAT_DATA_1
- 8) GP_PAT_DATA_0.

Table 6-18. Example of 16-Bit Color Pattern (5:6:5 Format)

| | Byte 15:14 | Byte 13:12 | Byte 11:10 | Byte 9:8 | Byte 7:6 | Byte 5:4 | Byte 3:2 | Byte 1:0 |
|--|------------|------------|------------|----------|----------|----------|----------|----------|
| GP_PAT_COLOR_1 (00100010h) GP_PAT_COLOR_0 (40000010h) | 0010 | 0010 | 4000 | 0010 | 4000 | 0010 | 4000 | 0010 |
| GP_PAT_DATA_1 (02028002h) GP_PAT_DATA_0 (80028002h) | | | | | | | | |
| GP_PAT_COLOR_5 (00104000h) GP_PAT_COLOR_4 (F81F4000h) | 0010 | 4000 | F81F | 4000 | 0010 | 4000 | F81F | 4000 |
| GP_PAT_COLOR_3 (0280E380h) GP_PAT_COLOR_2 (0280E380h) | | | | | | | | |

6.3.7 8x8 Color Patterns

The new channel 3 hardware provides the capability of performing BLTs with 64 pixel color patterns at all color depths. To setup this mode, software first loads the pattern data into the LUT beginning at address 100h. The least significant byte of this first DWORD contains the upper left most pixel of the pattern. For 8-bpp mode, the most significant byte of the next DWORD contains the upper right most pixel of the pattern. In 16-bpp mode, the upper right most pixel is contained in the most significant bytes of the fourth DWORD, and for 32-bpp mode, the eighth DWORD contains the upper right most pixel. The next line of the pattern begins at the DWORD that follows the last pixel of the previous line, such that the pattern is packed into the space required to hold it. So for 8-bpp mode, the top left pixel is in the least significant byte of the DWORD at address 100h in the LUT, the top right pixel is in the most significant byte of the DWORD at address 101. The bottom left pixel is in the least significant byte of the DWORD at address 10Eh and the bottom right pixel is in the most significant byte of the DWORD at address 10Fh.

To enable this mode, the EN and PM bits should be set in the GP_CH3_MODE_STR register (GP Memory Offset 64h[31, 21]): EN, PM. The PS, HS, RO, X, and Y bits should not be set in the GP_CH3_MODE_STR register. The BPP/FMT bits in the GP_CH3_MODE_STR register (bits [27:24]) indicate the color depth of the pattern data. If this does not match the BPP/FMT bits in the

GP_RASTER_MODE register (GP Memory Offset 38h[31:28]), then the pattern is translated to the depth specified by the GP_RASTER_MODE register.

6.3.8 Source Data

When called for by the raster operation or alpha blender, software should set the source required bits in the GP_BLT_MODE register (GP Memory Offset 40h) so that source data is fetched from the frame buffer memory or can be written by the host to the GP_HST_SRC register (GP Memory Offset 48h). Regardless of its origination, source data can either be monochrome (expanded to two colors) or color. The hardware aligns the incoming source data to the appropriate pixel lanes for writing to the destination. Source data is only used when in BLT mode. In vector mode, GP_SRC_COLOR_FG (GP Memory Offset 10h) is forced onto the source channel.

6.3.8.1 Source Data Formats

The Graphics Processor expects to see the left-most pixels on the screen in the least significant bytes of the DWORD and the right-most pixels in the most significant bytes. For monochrome data within a byte, the left-most pixels are in the most significant bits of the byte, and the right-most pixels are in the least significant bits. These formats are shown more clearly in Table 6-19, Table 6-20, Table 6-21, and Table 6-22.

Table 6-19. 32-bpp 8:8:8 Color Data Format

| Byte 3 | Byte 2 | Byte 1 | Byte 0 |
|--------------|--------|--------|--------|
| Alpha/Unused | Red | Green | Blue |

Table 6-20. 16-bpp Color Data Format

| Format | Byte 3 | | | Byte 2 | | | Byte 1 | | | Byte 0 | | | |
|---------|------------------|-----|-------|--------|-------|------|-----------------|------|-------|--------|-------|------|------|
| | Right Pixel Data | | | | | | Left Pixel Data | | | | | | |
| 5:6:5 | Red | | Green | | | Blue | | | Red | | Green | | Blue |
| 4:4:4:4 | Alpha | Red | Green | Blue | Alpha | Red | Green | Blue | Alpha | Red | Green | Blue | |
| 1:5:5:5 | A | Red | Green | Blue | A | Red | Green | Blue | A | Red | Green | Blue | |

Table 6-21. 8-bpp 3:3:2 Color Data Format

| Byte 3 | Byte 2 | Byte 1 | Byte 0 |
|--------------------------|--------------|--------------|-------------------------|
| Right Pixel Data (3:3:2) | Pixel 2 Data | Pixel 1 Data | Left Pixel Data (3:3:2) |

Table 6-22. Monochrome Data Format

| Byte 3 | | | | | | | | Byte 2 | | | | | | | | Byte 1 | | | | | | | | Byte 0 | | | | | | | |
|------------------|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|----|-----------------|---|----|----|----|----|----|----|--------|---|---|---|---|---|---|---|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Right Most Pixel | | | | | | | | | | | | | | | | Left Most Pixel | | | | | | | | | | | | | | | |

6.3.8.2 Host Source

For source data that is not already in the frame buffer region of memory, software can use the GP_HST_SRC register (GP Memory Offset 48h) for loading the data into the Graphics Processor. This is achieved by selecting host source as the origination of the source data when setting up the BLT. After writing to the GP_BLT_MODE register (GP Memory Offset 40h) to initiate the BLT, software must first check to make sure that the host source BLT is active by checking that the BP bit of the GP_BLT_STATUS register (GP Memory Offset 44h[0]) is not set before proceeding with successive writes to the GP_HST_SRC register (GP Memory Offset 48h). Enough writes must be generated to complete the requested BLT operation. Any extra writes, or writes when host source data is not required, are ignored, not saved, and will not be used for the next BLT. Writes to this register are buffered into the source FIFO to decouple the processor from the Graphics Processor. The source FIFO is currently two cache lines deep, allowing the processor to load up to 64 bytes of data. If more data is needed, the driver can then poll the SHE (Source FIFO Half Empty) bit of the GP_BLT_STATUS register (GP Memory Offset 44h[3]). When this bit is set, the source FIFO can accept at least one more cache line of data. Writ-

ing to the Graphics Processor while the Host Source FIFO is full causes the Graphics Processor to drop the writes, which means that the BLT is corrupt and most likely will not complete. Since there is not enough host source data left, the Graphics Processor hangs waiting for more source data.

The two LSBs of the source OFFSET are used to determine the starting byte of the host source data and the XLSBs are used in the case of monochrome source data to determine the starting bit. The starting pixel of the source data is aligned to the starting pixel of the destination data by the hardware. In monochrome byte-packed mode, the hardware begins BLTing at the specified pixel, and after WIDTH pixels have been transferred, skips the remaining bits in the byte plus the number specified in XLSBs, and begins the next line at that location. In unpacked monochrome mode or color mode, the hardware discards any data remaining in the DWORD after WIDTH pixels have been transferred and begins the next line at the byte specified by the two LSBs of the offset in the next DWORD received. Examples of these two modes are shown in Table 6-23 and Table 6-24, with OFFSET set to 0h, XLSBs set to 2h, and WIDTH set to 8h.

Table 6-23. Example of Byte-Packed Monochrome Source Data

| Byte 3 | | | | | | | | Byte 2 | | | | | | | | Byte 1 | | | | | | | | Byte 0 | | | | | | | |
|------------------------------|----|---|---|---|---|---|---|--------|---|----|----|----|----|----|----|--------|----|---|---|---|---|---|---|--------|---|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 16 | 17 | | | | | | | | | 10 | 11 | 12 | 13 | 14 | 15 | 06 | 07 | | | | | | | | | 00 | 01 | 02 | 03 | 04 | 05 |
| 36 | 37 | | | | | | | | | 30 | 31 | 32 | 33 | 34 | 35 | 26 | 27 | | | | | | | | | 20 | 21 | 22 | 23 | 24 | 25 |
| 56 | 57 | | | | | | | | | 50 | 51 | 52 | 53 | 54 | 55 | 46 | 47 | | | | | | | | | 40 | 41 | 42 | 43 | 44 | 45 |
| Skip specified by XLSBs | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Trailing bits at end of line | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 6-24. Example of Unpacked Monochrome Source Data

| Byte 3 | | | | | | | | Byte 2 | | | | | | | | Byte 1 | | | | | | | | Byte 0 | | | | | | | |
|------------------------------|---|---|---|---|---|---|---|--------|---|---|---|---|---|---|---|--------|----|---|---|---|---|---|---|--------|---|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| | | | | | | | | | | | | | | | | 06 | 07 | | | | | | | | | 00 | 01 | 02 | 03 | 04 | 05 |
| | | | | | | | | | | | | | | | | 16 | 17 | | | | | | | | | 10 | 11 | 12 | 13 | 14 | 15 |
| | | | | | | | | | | | | | | | | 26 | 27 | | | | | | | | | 20 | 21 | 22 | 23 | 24 | 25 |
| Skip specified by XLSBs | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Trailing bits at end of line | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

6.3.8.3 Source Expansion

The Graphics Processor contains hardware support for color expansion of monochrome source data. Those pixels corresponding to a clear bit in the source data are rendered using the color specified in the GP_SRC_COLOR_BG register (GP Memory Offset 14h), and the pixels that are set in the source data are rendered using the color specified in the GP_SRC_COLOR_FG register (GP Memory Offset 10h).

6.3.8.4 Source Transparency

If the source transparency bit is set in the GP_RASTER_MODE register (GP Memory Offset 38h[11]), not all source pixels result in a write to the frame buffer.

In monochrome mode, source pixels that are clear are inhibited from writing to the frame buffer, so only foreground colored pixels are written.

In color mode, the source pixel is compared to the value stored in the GP_SRC_COLOR_FG register (GP Memory Offset 10h). The resulting compare is masked by the value in the GP_SRC_COLOR_BG register (GP Memory Offset 14h), allowing color keying on specific channels within a pixel. If all the bits that are not masked compare with their corresponding bits in the GP_SRC_COLOR_FG register, then the pixel write is inhibited. For example, to make all blue pixels transparent in 8-bpp mode,

GP_SRC_COLOR_FG is loaded with 03h (hardware expands this into four blue pixels) and GP_SRC_COLOR_BG (GP Memory Offset 14h) is loaded with FFh (perform compare on all bits). To make all pixels transparent that have more than 50% in their alpha channel for 32-bpp data, load GP_SRC_COLOR_FG with 80000000h and GP_SRC_COLOR_BG with 80000000h.

6.3.9 Destination Data

When required by the raster operation or alpha blender, destination data is fetched from the frame buffer memory. This data is required to be in color at the depth specified (8, 16, or 32-bpp). Source or pattern transparent mode does not necessarily require destination data to be fetched, since transparent pixels are inhibited from being written to the frame buffer rather than re-written with the destination data. Transparency is never keyed off of destination data.

6.3.10 Raster Operations (ROP)

The GP_RASTER_MODE register (GP Memory Offset 38h) specifies how the pattern data, source data, and destination data are combined to produce the output from the Graphics Processor. The definition of the ROP value matches that of the Microsoft® API. This allows Microsoft Windows® display drivers to load the raster operation directly into hardware. See Table 6-25 and Table 6-26 for the definition of the ROP value.

Table 6-25. GP_RASTER_MODE Bit Patterns

| Pattern (bit) | Source (bit) | Destination (bit) | Output (bit) |
|---------------|--------------|-------------------|--------------|
| 0 | 0 | 0 | ROP[0] |
| 0 | 0 | 1 | ROP[1] |
| 0 | 1 | 0 | ROP[2] |
| 0 | 1 | 1 | ROP[3] |
| 1 | 0 | 0 | ROP[4] |
| 1 | 0 | 1 | ROP[5] |
| 1 | 1 | 0 | ROP[6] |
| 1 | 1 | 1 | ROP[7] |

Table 6-26. Common Raster Operations

| ROP | Description |
|-----|----------------------------------|
| F0h | Output = Pattern |
| CCh | Output = Source |
| 5Ah | Output = Pattern xor destination |
| 66h | Output = Source xor destination |
| 55h | Output = ~Destination |
| 33h | Output = ~Source |

6.3.11 Image Compositing Using Alpha

Whereas the raster operation allows different streams of data to be logically combined, alpha channel composition allows two streams of data to be mathematically combined based on the contents of their alpha channel, which is an additional channel to the red, blue, and green data contained in the stream. The use of alpha channel composition allows the streams of data to be combined in more complex functions than that available from the raster operation.

For example, assume that image A, containing a blue triangle, is to be combined with image B, containing a red triangle. These images can be combined such that image A sits on top of image B or vice versa. The alpha values in these images reflect the percentage of a given pixel that is covered by the image. In image A, for instance, a pixel completely within the triangle has an alpha value of 1, while a pixel completely outside of the triangle has an alpha value of 0. A pixel on the edge of the triangle has a value between 0 and 1 depending on how much of it is covered by the triangle. When combining these images such that A appears over B, pixels within the blue triangle appear blue, pixels outside the blue triangle but within the red triangle appear red, and pixels entirely outside of both triangles are black. Pixels on the edge of either triangle have their color scaled by the percentage of the pixel that lies within the triangle.

When working with images using alpha channels, it is assumed that each pixel of the entire image is premultiplied by the alpha values at that pixel. This is assumed since every compositing operation on the data stream requires this multiplication. If an image has not been premultiplied, the Graphics Processor can perform this multiplication in a single pass prior to setting up the composition operation. By setting up the Graphics Processor to fetch destination data, this operation can be done in-place without requiring a temporary storage location to hold the multiplied image. Once the image is premultiplied, it can be manipulated through alpha composition without ever having to perform this multiplication step again.

Table 6-27 describes the various ways that the two images can be composited using the alpha blender. For some of these cases, a third alpha value, in addition to the image

stream data alphas is needed. This alpha, α_R , is specified in the GP_RASTER_MODE register (GP Memory Offset 38h). The two channels specified, A and B, represent the two streams of image data being fetched by the Graphics Processor as source and destination data. Use the CS bit to select whether channel A gets source data or destination data. Channel B always gets the data not selected on channel A. Note that if the combination of OS and AS bits in the GP_RASTER_MODE register select data from one channel and α from another, then both source and destination data are required to correctly perform the BLT. It is up to software to assure that the appropriate controls are set in the GP_BLT_MODE register (GP Memory Offset 40h) to fetch the required data. See Section 6.3.10 "Raster Operations (ROP)" on page 251 for details on how to program these functions.

Alpha blending is NOT supported for 8-bpp color depth. For 16 and 32-bpp, the alpha unit supports all of the formats. Note that the 0:5:6:5 format does not support an alpha channel with the data. When using 0:5:6:5, alpha must always be selected from the register or else it is the constant 1 (100%) and selecting α_A or α_B yields indeterminate results.

To perform the premultiply of a given data stream, use the "A" operation in Table 6-27, but set the alpha select to α_A (AS = 00) instead of 1. In this case, the enable bits should be set so that the operation only applies to the RGB values (EN = 01).

The operation "A stop B" requires two passes through the alpha unit. The first pass creates an "A in B" image and the second pass uses this intermediate image and performs an "A over B" operation.

The operation "A xor B" requires three passes through the alpha unit. The first two perform "B held out by A" on each image independently, and the final pass adds the two images together using "A plus B."

The result of an alpha calculation is clamped at the maximum pixel value. Thus, if the result of $A + (1-\alpha)B$ (the only calculation that could possibly overflow) does overflow in a given color channel, then the result for that channel is all 1s.

Table 6-27. Alpha Blending Modes


| Operation | Diagram | F_A | F_B | Description | AS Bits | OS Bits |
|-----------|---|---------------------|-------|---|-------------|------------|
| CLEAR | | 0 | 0 | Resulting image is clear. | | |
| A |  | 1 (α_A) | 0 | Display only one of the images (or multiply an image by its alpha). | 011 (00) | 00 (00) |

Table 6-27. Alpha Blending Modes (Continued)

| Operation | Diagram | F_A | F_B | Description | AS Bits | OS Bits |
|--------------------|---------|--------------|--------------|---|----------------------|----------|
| A over B | | 1 | $1-\alpha_A$ | Display image A on top of image B. Wherever image A is transparent, display image B. | 000 | 10 |
| A in B | | α_B | 0 | Use image B to mask image A. Wherever image B is non-transparent, display image A. | 001 | 00 |
| B held out by A | | 0 | $1-\alpha_A$ | Use image A to mask image B. Wherever image A is transparent, display image B. | 000 | 01 |
| A stop B | | α_B | $1-\alpha_A$ | Use image B to mask image A. Display A if both images are non-transparent, otherwise display B. | 001 000 | 00 10 |
| A xor B | | $1-\alpha_B$ | $1-\alpha_A$ | Display images only where they do not overlap. | 001 000 | 01 10 |
| darken A | | α_R | 0 | Multiply RGB channels of image A by specified value. (Use enables to apply to RGB.) | 010 | 00 |
| opaque A | | α_R | 0 | Multiply α channel of image A by a specified value. (Use enables to apply to alpha.) | 010 | 00 |
| fade A | | α_R | 0 | Multiply all channels of image A by a specified value. | 010 | 00 |
| fade A plus fade B | | α_R | $1-\alpha_R$ | Blend images A and B using α_R to specify percentage of A and B in the resulting image. | 010 | 11 |
| A plus B | | 1 | 1 | Add images A and B. | 010 ($\alpha = 0$) | 10 |

6.4 Graphics Processor Register Definitions

The registers associated with the Graphics Processor (GP) are the Standard GeodeLink™ Device (GLD) MSR and Graphics Processor Configuration registers. Table 6-28 and Table 6-29 are register summary tables that include reset values and page references where the bit descriptions are provided.

The Standard GLD MSRs (accessed via the RDMSR and WRMSR instructions) control the Graphics Processor's behavior as a GLIU module. These registers should be programmed at configuration time and left alone thereafter. They do not need to be modified by software to set up any of the graphics primitives. The MSRs are 64 bits wide, although not all bits are used in each register. Unused bits marked as “write as read” return the value that was last written to them. All other unused bits return 0.

All of the GP registers are accessible by the CPU through memory mapped reads and writes on the GLIU. Note that due to the pipelining operation of the GP, the value returned during a read is the value stored in the slave register, while the value in the master register is the actual value being used by an ongoing BLT or vector operation.

Also note that the command buffer has the ability to write into the slave registers. There is no reason, therefore, to read registers other than the GP_BLT_STATUS, GP_INT_CNTRL, and command buffer registers while the command buffer is active.

Reserved bits, marked as “write as read,” indicate that there is a real register backing those bits, which may be used in some future implementation of the GP. Reserved register bits that do not have a register backing them always return a 0, regardless of what value software decides to write into them.

The GP register space occupies 4 KB of the memory map. The bottom 256 bytes are defined as access to GP's primary registers. The remainder of the lower 1K of address space is used to alias the host source register for the source channel, allowing REP MOVSB access. The upper 3K of address space is used to alias the host source register for channel 3. This is the only aliasing that is supported by the GP, so all register accesses should use the full 12-bit offset.

Table 6-28. Standard GeodeLink™ Device MSRs Summary

| MSR Address | Type | Register Name | Reset Value | Reference |
|-------------|------|---|--------------------|-----------|
| A0002000h | RO | GLD Capabilities MSR (GLD_MSR_CAP) | 00000000_0003D4xxh | Page 256 |
| A0002001h | R/W | GLD Master Configuration MSR (GLD_MSR_CONFIG) | 00000000_00000000h | Page 256 |
| A0002002h | R/W | GLD SMI MSR (GLD_MSR_SMI) | 00000000_00000000h | Page 257 |
| A0002003h | R/W | GLD Error MSR (GLD_MSR_ERROR) | 00000000_00000000h | Page 257 |
| A0002004h | R/W | GLD Power Management MSR (GLD_MSR_PM) | 00000000_00000000h | Page 258 |
| A0002005h | R/W | GLD Diagnostic MSR (GLD_MSR_DIAG) | 00000000_00000000h | Page 258 |

Table 6-29. Graphics Processor Configuration Register Summary

| GP Memory Offset | Type | Group | Register Name | Reset Value | Reference |
|------------------|------|----------------|------------------------------------|-------------|-----------|
| 00h | R/W | Address Config | Destination Offset (GP_DST_OFFSET) | 00000000h | Page 259 |
| 04h | R/W | Address Config | Source Offset (GP_SRC_OFFSET) | 00000000h | Page 259 |
| 04h | R/W | Vector Config | Vector Error (GP_VEC_ERR) | 00000000h | Page 260 |
| 08h | R/W | Address Config | Stride (GP_STRIDE) | 00000000h | Page 260 |
| 0Ch | R/W | BLT Config | BLT Width/Height (GP_WID_HEIGHT) | 00000000h | Page 261 |
| 0Ch | R/W | Vector Config | Vector Length (GP_VEC_LEN) | 00000000h | Page 261 |

Table 6-29. Graphics Processor Configuration Register Summary

| GP Memory Offset | Type | Group | Register Name | Reset Value | Reference |
|------------------|------|-------------------|---|-------------|-----------|
| 10h | R/W | Color Config | Source Color Foreground (GP_SRC_COLOR_FG) | 00000000h | Page 262 |
| 14h | R/W | Color Config | Source Color Background (GP_SRC_COLOR_BG) | 00000000h | Page 263 |
| 18h-2Ch | R/W | Pattern Config | Pattern Color (GP_PAT_COLOR_x) | 00000000h | Page 265 |
| 30h-34h | R/W | Pattern Config | Pattern Data (GP_PAT_DATA_x) | 00000000h | Page 265 |
| 38h | R/W | BLT Config | Raster Mode (GP_RASTER_MODE) | 00000000h | Page 265 |
| 3Ch | WO | Vector Config | Vector Mode (GP_VECTOR_MODE) | 00000000h | Page 267 |
| 40h | WO | BLT Config | BLT Mode (GP_BLT_MODE) | 00000000h | Page 268 |
| 44h | RO | BLT Config | Status (GP_BLT_STATUS) | 00000008h | Page 269 |
| 44h | RO | Reset Gen | Reset (GP_RESET) | none | |
| 48h | WO | BLT Data | Host Source (GP_HST_SRC) | xxxxxxxh | Page 269 |
| 4Ch | R/W | Address Config | Base Offset (GP_BASE_OFFSET) | 01004010h | Page 270 |
| 50h | R/W | Command Buff | Command Top (GP_CMD_TOP) | 01000000h | Page 270 |
| 54h | R/W | Command Buff | Command Bottom (GP_CMD_BOT) | 00FFFE0h | Page 271 |
| 58h | R/W | Command Buff | Command Read (GP_CMD_READ) | 00000000h | Page 271 |
| 5Ch | R/W | Command Buff | Command Write (GP_CMD_WRITE) | 00000000h | Page 272 |
| 60h | R/W | Channel3 | Offset (GP_CH3_OFFSET) | 00000000h | Page 272 |
| 64h | R/W | Channel3 | Stride (GP_CH3_MODE_STR) | 00000000h | Page 273 |
| 68h | R/W | Channel3 | Width/Height (GP_CH3_WIDHI) | 00000000h | Page 275 |
| 6Ch | WO | Channel3 | Host Source (GP_CH3_HSRC) | xxxxxxxh | Page 275 |
| 70h | R/W | Channel3 | LUT Index (GP_LUT_INDEX) | 00000000h | Page 276 |
| 74h | R/W | Channel3 | LUT Data (GP_LUT_DATA) | xxxxxxxh | Page 276 |
| 78h | R/W | Interrupt Control | Interrupt Control (GP_INT_CNTRL) | 0000FFFFh | Page 277 |
| 3FF:100h | WO | BLT Data | Host Source (GP_HST_SRC) (alias) | xxxxxxxh | Page 269 |
| FFF:400h | WO | Channel3 | Host Source (GP_CH3_HSRC) (alias) | xxxxxxxh | Page 275 |

6.4.1 Standard GeodeLink™ Device (GLD) MSRs

6.4.1.1 GLD Capabilities MSR (GLD_MSR_CAP)

MSR Address A0002000h
 Type RO
 Reset Value 00000000_0003D4xxh

This MSR contains the revision and device IDs for the particular implementation of the Graphics Processor. This register is read only.

GLD_MSR_CAP Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | CLKDOM | | | | DID | | | | | | | | | | | | | | RID | | | | | | | | | |

GLD_MSR_CAP Bit Descriptions

| Bit | Name | Description |
|-------|--------|--|
| 63:27 | RSVD | Reserved. |
| 26:24 | CLKDOM | Clock Domain. Number of clock domains. The GP has one clock domain. |
| 23:8 | DID | Device ID. Identifies device (03D4h). |
| 7:0 | RID | Revision ID. Identifies device revision. See <i>AMD Geode™ LX Processors Specification Update</i> document for value. |

6.4.1.2 GLD Master Configuration MSR (GLD_MSR_CONFIG)

MSR Address A0002001h
 Type R/W
 Reset Value 00000000_00000000h

This MSR contains the GLIU priority domain bits and priority level bits that are sent out to the GLIU on every GeodeLink transaction.

GLD_MSR_CONFIG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | CBASE | | | | | | | | | | | | RSVD | | | | | | | | | | | | | | | |

GLD_MSR_CONFIG Bit Descriptions

| Bit | Name | Description |
|-------|-------|--|
| 63:28 | RSVD | Reserved. |
| 27:16 | CBASE | Command Buffer Base. 16M region aligned to 1M boundary. See Section 6.3.1 "Command Buffer" on page 239 for details. |
| 15:0 | RSVD | Reserved. |

6.4.1.3 GLD SMI MSR (GLD_MSR_SMI)

MSR Address A0002002h
 Type R/W
 Reset Value 00000000_00000000h

This MSR contains the SMI and Mask bits for the GP. An SMI is asserted whenever an illegal address or an illegal type is detected on the GLIU and the mask bit is not set. This also causes the mb_p_asmi output to be asserted. This signal remains asserted until the SMI is cleared or the mask bit is set. An illegal address is defined as a memory mapped access to an address offset greater than 07Fh or an MSR access to an address greater than 20000007h. An illegal type is flagged if the GP receives a transaction whose type is not one of the following: NCOH_READ, NCOH_WRITE, NCOH_READ_BEX, MSR_READ, MSR_WRITE, BEX, NULL.

GLD_MSR_SMI Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | S |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | M |

GLD_MSR_SMI Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 63:33 | RSVD | Reserved. Read returns 0. |
| 32 | S | SMI. Indicates address or type violation. Write = 1 clears bit, write = 0 has no effect. |
| 31:1 | RSVD | Reserved. Read returns 0. |
| 0 | M | Mask. Ignore address and type violations when set; also disable ASMI output. |

6.4.1.4 GLD Error MSR (GLD_MSR_ERROR)

MSR Address A0002003h
 Type R/W
 Reset Value 00000000_00000000h

This MSR contains the Errors and Mask bits for the GP. An error is asserted whenever an illegal address or an illegal type is detected on the GLIU and the mask bit is not set. This also causes the internal mb_p_asmi output to be asserted if the Mask bit (MSR A0002002h[0]) is not set. The error bits remain asserted until they are cleared. An illegal address is defined as a memory mapped access to an address offset greater than 07Fh or an MSR access to an address greater than 20000007h. An illegal type is flagged if the GP receives a transaction whose type is not one of the following: NCOH_READ, NCOH_WRITE, NCOH_READ_BEX, MSR_READ, MSR_WRITE, BEX, NULL.

GLD_MSR_ERROR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | AE | TE | RSVD | | | | | | | | | | | AM | TM | | | |

GLD_MSR_ERROR Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 63:18 | RSVD | Reserved. Read returns 0. |
| 17 | AE | Address Error. 1 indicates address violation. Write = 1 clears bit, write = 0 has no effect. |
| 16 | TE | Type Error. 1 indicates type error. Write = 1 clears bit, write = 0 has no effect. |
| 15:2 | RSVD | Reserved. Read returns 0. |
| 1 | AM | Address Mask. Ignore address violations when set. |
| 0 | TM | Type Mask. Ignore type violations when set. |

6.4.1.5 GLD Power Management MSR (GLD_MSR_PM)

MSR Address A0002004h
 Type R/W
 Reset Value 00000000_00000000h

This MSR contains the power management controls for the GP. Since there is only one clock domain within the GP, most bits in this register are unused. This register allows the GP to be switched off by disabling the clocks to this block. If hardware clock gating is enabled, the GP will turn off its clocks whenever there is no BLT busy or pending and no GLIU transactions destined to the GP. A register or MSR write causes the GP to wake up temporarily to service the request, then return to power down. A write to the GP_BLIT_MODE or GP_VECTOR_MODE registers (GP Memory Offset 40h and 3Ch respectively) causes the GP to wake up for the duration of the requested operation. If software clock gating is enabled, a write to the PRQ bit causes the GP to stop its clocks the next time that it is idle. It automatically wakes itself up when it is busy again, clearing the PRQ bit.

GLD_MSR_PM Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | PRQ |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | PM | |

GLD_MSR_PM Bit Descriptions

| Bit | Name | Description |
|-------|------|--|
| 63:33 | RSVD | Reserved. Read returns 0. |
| 32 | PRQ | Software Power Request. If software clock gating is enabled, disable the clocks the next time the device is not busy. This bit is cleared when the device wakes up. |
| 31:2 | RSVD | Reserved. Read returns 0. |
| 1:0 | PM | Power Mode. 00: Disable clock gating. Clocks are always on. 01: Enable active hardware clock gating. 10: Enable software clock gating. 11: Enable hardware and software clock gating. |

6.4.1.6 GLD Diagnostic MSR (GLD_MSR_DIAG)

MSR Address A0002005h
 Type R/W
 Reset Value 00000000_00000000h

This register is reserved for internal use by AMD and should not be written to.

6.4.2 Graphics Processor Configuration Registers

6.4.2.1 Destination Offset (GP_DST_OFFSET)

GP Memory Offset 00h
 Type R/W
 Reset Value 00000000h

GP_DST_OFFSET is used to give a starting location for the destination of a BLT or vector in the destination region of memory. It consists of three fields, the OFFSET, XLSBS and YLSBS. The OFFSET is a pointer, which when added to the destination base address, gives the memory address of the first byte of the BLT or vector. For a left-to-right direction BLT or a vector, the address should be aligned to the least significant byte of the first pixel, since this is the leftmost byte. For a right-to-left direction BLT, the address should be aligned to the most significant byte of the first pixel, since this is the rightmost byte of the BLT. The address alignment must also be correct with respect to the pixel depth. In 32-bpp mode, the address specified must be aligned to the least significant or most significant byte of a DWORD, depending upon BLT direction. Pixels may not straddle a DWORD boundary. In 16-bpp mode, the address specified must be aligned to a 16-bit boundary. The XLSBS and YLSBS are used to inform the hardware of the location of the pixel within the pattern memory for pattern alignment.

GP_DST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|----|----|-------|----|----|------|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| YLSBS | | | XLSBS | | | RSVD | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | |

GP_DST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|---|
| 31:29 | YLSBS | Y LSBs. Indicates Y coordinate of starting pixel within pattern memory. |
| 28:26 | XLSBS | X LSBs. Indicates X coordinate of starting pixel within pattern memory. |
| 25:24 | RSVD | Reserved. Write as read. |
| 23:0 | OFFSET | Offset. Offset from the destination base address to the first destination pixel. |

6.4.2.2 Source Offset (GP_SRC_OFFSET)

GP Memory Offset 04h
 Type R/W
 Reset Value 00000000h

GP_SRC_OFFSET is used during a BLT to give a starting location for the source in the source region of memory. In this mode, the register consists of two fields, the OFFSET and XLSBS. The OFFSET is a pointer, which when added to the source base address, gives the memory location of the byte containing the first pixel of the BLT. As in the destination offset, this value must be aligned correctly for BLT direction and pixel depth. When host source data is used, the two LSBs of the OFFSET must still be initialized with the byte location of the first source pixel in the host source data stream. The XLSBSs are used when the source is monochrome to give an offset within the specified byte to the bit representing the starting pixel. In byte-packed mode, the XLSBSs are used to index into the first byte of every new line of source data. In unpacked mode, both the OFFSET and XLSBSs are used to index into the first DWORD of every new line of source data.

GP_SRC_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|-------|----|----|------|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | XLSBS | | | RSVD | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | |

GP_SRC_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|-------|--|
| 31:29 | RSVD | Reserved. Write as read. |
| 28:26 | XLSBS | X LSBs. Offset within byte to first monochrome pixel. |

GP_SRC_OFFSET Bit Descriptions (Continued)

| Bit | Name | Description |
|-------|--------|---|
| 25:24 | RSVD | Reserved. Write as read. |
| 23:0 | OFFSET | Offset. Offset from the source base address to the first source pixel. |

6.4.2.3 Vector Error (GP_VEC_ERR)

GP Memory Offset 04h

Type R/W

Reset Value 00000000h

This register specifies the axial and diagonal error terms used by the Bresenham vector algorithm. GP_VEC_ERR shares the same storage space as GP_SRC_OFFSET and thus a write to one of these registers will be reflected in both, since they both have the same offset. The name change is only for documentation purposes.

GP_VEC_ERR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| A_ERR | | | | | | | | | | | | | | | | D_ERR | | | | | | | | | | | | | | | |

GP_VEC_ERR Bit Description

| Bit | Name | Description |
|-------|-------|--|
| 31:16 | A_ERR | Axial Error Term. Axial error term (2's complement format). |
| 15:0 | D_ERR | Diagonal Error Term. Diagonal error term (2's complement format). |

6.4.2.4 Stride (GP_STRIDE)

GP Memory Offset 08h

Type R/W

Reset Value 00000000h

The GP_STRIDE register is used to indicate the byte width of the destination and source images. Whenever the Y coordinate is incremented, this value is added to the previous start address to generate the start address for the next line. Stride values up to 64 KB minus one are supported. Adding the GP_STRIDE to the OFFSET gives the byte address for the first pixel of the next line of a BLT. In the case of monochrome source, the XLSBs specified in the GP_SRC_OFFSET register are used to index into the first byte of every line to extract the first pixel.

Note that the Display Controller may not support variable strides for on-screen space, especially when compression is enabled. Refer to DC Memory Offset 034h[15:0] for frame buffer pitch. Display Controller restrictions do not apply to source stride.

When copying from on-screen frame buffer space (e.g., window move), the values of S_STRIDE and D_STRIDE should match. When copying from off-screen space, S_STRIDE should be the number of bytes to add to get from one line in the source bitmap to the next. This allows software to linearly pack a bitmap into off-screen space (e.g., for an 800x600 monochrome bitmap packed linearly into off-screen space, bytes per line is 100, so S_STRIDE should be written with 100).

GP_STRIDE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| S_STRIDE | | | | | | | | | | | | | | | | D_STRIDE | | | | | | | | | | | | | | | |

GP_STRIDE Bit Descriptions

| Bit | Name | Description |
|-------|----------|---|
| 31:16 | S_STRIDE | Source Stride. Width of the source bitmap (in bytes). |
| 15:0 | D_STRIDE | Destination Stride. Width of the destination scan line (in bytes). |

6.4.2.5 BLT Width/Height (GP_WID_HEIGHT)

GP Memory Offset 0Ch

Type R/W

Reset Value 00000000h

This register is used to specify the width and the height of the BLT in pixels. Note that operations that extend beyond the bounds of the frame buffer space “wrap” into the other end of the frame buffer.

GP_WID_HEIGHT Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | WID | | | | | | | | | | | | RSVD | | | | HI | | | | | | | | | | | |

GP_WID_HEIGHT Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 31:28 | RSVD | Reserved. Write as read. |
| 27:16 | WID | Width. Width in pixels of the BLT operation. |
| 15:12 | RSVD | Reserved. Write as read. |
| 11:0 | HI | Height. Height in pixels of the BLT operation. |

6.4.2.6 Vector Length (GP_VEC_LEN)

GP Memory Offset 0Ch

Type R/W

Reset Value 00000000h

This register is used to specify the length of the vector in pixels and the initial error term. Note that this is the same register as GP_WID_HEIGHT, and that writing to one overwrites the other. They are separated for documentation purposes. As with BLT operations, vectors that extend below or above the frame buffer space wrap to the other end of the frame buffer.

GP_VEC_LEN Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | LEN | | | | | | | | | | | | I_ERR | | | | | | | | | | | | | | | |

GP_VEC_LEN Bit Descriptions

| Bit | Name | Description |
|-------|-------|---|
| 31:28 | RSVD | Reserved. Write as read. |
| 27:16 | LEN | Length. Length of the vector in pixels. |
| 15:0 | I_ERR | Initial Error. Initial error for rendering a vector (2's complement format). |

6.4.2.7 Source Color Foreground (GP_SRC_COLOR_FG)

GP Memory Offset 10h
 Type R/W
 Reset Value 00000000h

When source data is monochrome, the contents of this register are used for expanding pixels that are set in the monochrome bitmap, thus replacing the monochrome bit with a color that is appropriately sized for the destination.

When source data is color, this register contains the color key for transparency. The value(s) in this register is XOR'ed with the color source data, after which the GP_SRC_COLOR_BG register (GP Memory Offset 14h) is used to mask out bits that are don't cares. If all bits of a pixel that are not masked off compare, and source transparency is enabled, then the write of that pixel will be inhibited and the frame buffer data will be unchanged. Otherwise, the frame buffer will be written with the color data resulting from the raster operation.

If no source is required for a given BLT, the value of this register is used as the default source data into the raster operation.

This register should only be written after setting the bpp in GP_RASTER_MODE (GP Memory Offset 38h), since the value written is replicated as necessary to fill the register. Thus a write to this register in 8-bpp mode takes the least significant data byte and replicates it in the four bytes of the register. In 16-bpp mode, the least significant two bytes are replicated in the upper half of the register. A read returns the replicated data.

GP_SRC_COLOR_FG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SRC_FG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_SRC_COLOR_FG Bit Descriptions

| Bit | Name | Description |
|------|--------|---|
| 31:0 | SRC_FG | Source Foreground. Mono source mode: Foreground source color. Color source mode: Color key for transparency. |

6.4.2.8 Source Color Background (GP_SRC_COLOR_BG)

GP Memory Offset 14h

Type R/W

Reset Value 00000000h

When source data is monochrome, the contents of this register are used for expanding pixels that are clear in the monochrome bitmap, thus replacing the monochrome bit with a color that is appropriately sized for the destination.

When source data is color, this register contains the color key mask for transparency. The value(s) in this register are inverted and OR'ed with the result of the compare of the source data and the GP_SRC_COLOR_FG register. Thus, a bit that is clear implies that bit position is a don't care for transparency, and a bit that is set implies that bit position must match in both the source data and GP_SRC_COLOR_FG register. If the result of the OR produces all ones for an entire pixel and transparency is enabled, then the write of that pixel is inhibited and the destination data is unchanged.

This register should only be written after setting the BPP/FMT bits in GP_RASTER_MODE (GP Memory Offset 38h[31:28]), since the value written is replicated as necessary to fill the register. Thus a write to this register in 8-bpp mode takes the least significant data byte and replicates it in all four bytes of the register. In 16-bpp mode, the least significant two bytes are replicated in the upper half of the register. A read returns the replicated data.

GP_SRC_COLOR_BG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SRC_BG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_SRC_COLOR_BG Bit Descriptions

| Bit | Name | Description |
|------|--------|--|
| 31:0 | SRC_BG | Source Background. Mono source mode: Background source color. Color source mode: Color key mask for transparency. |

6.4.2.9 Pattern Color (GP_PAT_COLOR_x)

| | | |
|------------------|-----|----------------|
| GP Memory Offset | 18h | GP_PAT_COLOR_0 |
| | 1Ch | GP_PAT_COLOR_1 |
| | 20h | GP_PAT_COLOR_2 |
| | 24h | GP_PAT_COLOR_3 |
| | 28h | GP_PAT_COLOR_4 |
| | 2Ch | GP_PAT_COLOR_5 |
| Type | | R/W |
| Reset Value | | 00000000h |

In solid pattern mode, the pattern hardware is disabled and GP_PAT_COLOR_0 is selected as the input to the raster operation.

In monochrome pattern mode, GP_PAT_COLOR_0 and GP_PAT_COLOR_1 are used for expanding the monochrome pattern into color. A clear bit in the pattern is replaced with the color stored in GP_PAT_COLOR_0 and a set bit in the pattern is replaced with the color stored in GP_PAT_COLOR_1.

In color pattern mode, these registers each hold part of the pattern according to Table 6-30.

Table 6-30. PAT_COLOR Usage for Color Patterns

| Register | 8-bpp Mode | 16-bpp Mode | 32-bpp Mode |
|----------------|--------------------|--------------------|-----------------|
| GP_PAT_COLOR_0 | Line 1, pixels 3-0 | Line 0, pixels 5-4 | Line 0, pixel 2 |
| GP_PAT_COLOR_1 | Line 1, pixels 7-4 | Line 0, pixels 7-6 | Line 0, pixel 3 |
| GP_PAT_COLOR_2 | Line 2, pixels 3-0 | Line 1, pixels 1-0 | Line 0, pixel 4 |
| GP_PAT_COLOR_3 | Line 2, pixels 7-4 | Line 1, pixels 3-2 | Line 0, pixel 5 |
| GP_PAT_COLOR_4 | Line 3, pixels 3-0 | Line 1, pixels 5-4 | Line 0, pixel 6 |
| GP_PAT_COLOR_5 | Line 3, pixels 7-4 | Line 1, pixels 7-6 | Line 0, pixel 7 |

These registers should only be written after setting the BPP/FMT and PM bits in GP_RASTER_MODE (GP Memory Offset 38h[31:28, 9:8]), since the value written may be replicated if necessary to fill the register. If the pattern is color, no replication is performed and the data is written to the registers exactly as it is received. If the pattern is monochrome, the write data is expanded if the color depth is less than 32-bpp. Thus a write to these registers in 8-bpp monochrome pattern mode takes the least significant data byte and replicates it in the four bytes of the register. In 16-bpp monochrome pattern mode, the least significant two bytes are replicated in the upper half of the register. A read returns the replicated data.

GP_PAT_COLOR_x Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PAT_COLOR_x | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_PAT_COLOR_x Bit Descriptions

| Bit | Name | Description |
|------|-------------|--|
| 31:0 | PAT_COLOR_x | Pattern Color x. Mono pattern mode: Pattern color for expansion. Color pattern mode: Color pattern. |

6.4.2.10 Pattern Data (GP_PAT_DATA_x)

| | | |
|------------------|-----|---------------|
| GP Memory Offset | 30h | GP_PAT_DATA_0 |
| | 34h | GP_PAT_DATA_1 |
| Type | | R/W |
| Reset Value | | 00000000h |

In solid pattern mode, these registers are not used.

In monochrome pattern mode, GP_PAT_DATA_0 and GP_PAT_DATA_1 combine to hold the entire 8x8 pattern (64 bits). GP_PAT_DATA_0[7:0] is the first line of the pattern, with bit 7 corresponding to the leftmost pixel on the screen. GP_PAT_DATA_1[31:24] is the last line of the pattern.

In color pattern mode, these registers each hold part of the pattern according to Table 6-31.

Table 6-31. PAT_DATA Usage for Color Patterns

| Register | 8-bpp Mode | 16-bpp Mode | 32-bpp Mode |
|---------------|--------------------|--------------------|-----------------|
| GP_PAT_DATA_0 | Line 0, pixels 3-0 | Line 0, pixels 1-0 | Line 0, pixel 0 |
| GP_PAT_DATA_1 | Line 0, pixels 7-4 | Line 0, pixels 3-2 | Line 0, pixel 1 |

GP_PAT_DATA_x Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PAT_DATA_x | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_PAT_DATA_x Bit Descriptions

| Bit | Name | Description |
|------|------------|--|
| 31:0 | PAT_DATA_x | Pattern Data x. Mono pattern mode: Pattern data. Color pattern mode: Color pattern. |

6.4.2.11 Raster Mode (GP_RASTER_MODE)

| | |
|------------------|-----------|
| GP Memory Offset | 38h |
| Type | R/W |
| Reset Value | 00000000h |

This register controls the manipulation of the pixel data through the graphics pipeline. Refer to section Section 6.3.10 "Raster Operations (ROP)" on page 251 for more information on the functionality of the ROP and Section 6.3.11 "Image Compositing Using Alpha" on page 252 for information on alpha blending and compositing. This register is byte writable to allow modification of the ROP and other control bits without having to rewrite the BPP and FMT every time.

GP_RASTER_MODE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|------|----|----|----|----|----|----|----|------|----|----|----|----|----|--------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BPP/FMT | | RSVD | | | EN | OS | AS | | Ⓞ | RSVD | SI | PI | ST | PT | PM | ROP/a _R | | | | | | | | | | | | | | | |

GP_RASTER_MODE Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|--------------------|---|
| 7:0 | ROP/a _R | Raster Operations (ROP). Combination rule for source, pattern and destination when performing raster operations. (See Section 6.3.10 "Raster Operations (ROP)" on page 251.) Alpha Value (a_R). Alpha value that can be used for some of the alpha compositing operations. |

6.4.2.12 Vector Mode (GP_VECTOR_MODE)

GP Memory Offset 3Ch

Type WO

Reset Value 00000000h

Writing to this register configures the vector mode and initiates the rendering of the vector. If a BLT or vector operation is already in progress when this register is written, the BLT pending bit in GP_BLT_STATUS (GP Memory Offset 44h) is set and the vector is queued to begin when the current operation is complete. Software should not write to any register (other than GP_HOST_SRC if required) while the BLT pending bit is set since it will corrupt the pending vector operation. Setting the TH bit causes the vector operation to wait until the next VBLANK before beginning rendering. Software may still queue another operation behind a throttled vector as long as the BLT pending bit is clear.

GP_VECTOR_MODE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|----|----|----|----|----|----|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | CP | TH | DR | DN | DJ | YJ | |

GP_VECTOR_MODE Bit Descriptions

| Bit | Name | Description |
|------|------|--|
| 31:6 | RSVD | Reserved. Write to 0. |
| 5 | CP | Checkpoint. Generates interrupt when this vector is completed if checkpoint interrupt is enabled. |
| 4 | TH | Throttle. 0: Operation begins immediately. 1: Operation waits until next VBLANK before beginning. |
| 3 | DR | Destination Required. 0: Destination data is not needed for operation. 1: Destination data is needed from frame buffer. |
| 2 | DN | Minor Direction. 0: Negative minor axis step. 1: Positive minor axis step. |
| 1 | DJ | Major Direction. 0: Negative major axis step. 1: Positive major axis step |
| 0 | YJ | Y Major. 0: X major vector. 1: Y major vector. |

6.4.2.13 BLT Mode (GP_BLT_MODE)

GP Memory Offset 40h
 Type WO
 Reset Value 00000000h

Writing to this register configures the BLT mode and initiates the rendering of the BLT. If a BLT or vector operation is already in progress when this register is written, the BLT pending bit in GP_BLT_STATUS (GP Memory Offset 44h) is set and the BLT is queued to begin when the current operation is complete. Software should not write to any register (other than GP_HOST_SRC if required) while the BLT pending bit is set since it will corrupt the pending BLT. Setting the TH bit causes the BLT operation to wait until the next VBLANK before beginning. Software may still queue another operation behind a throttled BLT as long as the BLT pending bit is clear.

GP_BLT_MODE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|----|------|----|----|---|---|---|---|--|--|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| RSVD | | | | | | | | | | | | | | | | | | | | 0 | TH | X | Y | SM | RSVD | DR | SR | | | | | | | | |

GP_BLT_MODE Bit Descriptions

| Bit | Name | Description |
|-------|------|--|
| 31:12 | RSVD | Reserved. Write to 0. |
| 11 | CP | Checkpoint. Generates interrupt when this BLT is completed if checkpoint interrupt is enabled. |
| 10 | TH | Throttle. BLT does not begin until next VBLANK. 0: Disable. 1: Enable. |
| 9 | X | X Direction. 0: Indicates a positive increment for the X position. 1: Indicates a negative increment for the X position. |
| 8 | Y | Y Direction. 0: Indicates a positive increment for the Y position. 1: Indicates a negative increment for the Y position. |
| 7:6 | SM | Source Mode. Specifies the format of the source data. 00: Source is color bitmap. 01: Source is unpacked monochrome. 10: Source is byte-packed monochrome. 11: Undefined. |
| 5:3 | RSVD | Reserved. Write as read. |
| 2 | DR | Destination Required. 0: No destination data is required. 1: Indicates that destination data is needed from frame buffer. |
| 1:0 | SR | Source Required. 00: No source data. 01: Source from frame buffer. 10: Source from GP_HST_SRC register (GP Memory Offset 48h). 11: Undefined. |

6.4.2.14 Status and Reset (GP_BLT_STATUS, GP_RESET)

GP Memory Offset 44h
 Type RO
 Reset Value 00000008h

This register is used to provide software with the current status of the GP in regards to operations pending and currently executing. A write to this register has no effect unless byte 3 is 69h, which causes a reset of the GP, losing all state information and discarding any active or pending BLT or vector. This is only intended to be used during debug to restore the GP in the event of a hang. It is not required as part of the initialization or power on sequence for GP.

GP_BLT_STATUS Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|----|----|----|----|-----|----|----|----|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | UF | RP | EH | CE | SHE | PP | IN | PB | |

GP_BLT_STATUS Bit Descriptions

| Bit | Name | Description |
|------|------|---|
| 31:8 | RSVD | Reserved. |
| 7 | UF | Underflow. If bit is set, Channel 3 had too few pixels to complete the BLT. |
| 6 | RP | Read Pending. If bit is set, read request is waiting for data from GLIU. |
| 5 | EH | Expecting Host Source Data. If bit is set, current BLT is expecting to receive host source data on Channel 3. |
| 4 | CE | Command Buffer Empty. If bit is set, read and write pointers are equal. |
| 3 | SHE | Source FIFO Half Empty. If bit is set, source FIFO can accept another cache line of host source data. |
| 2 | PP | Primitive Pending. If bit is set, a second BLT or vector is in the queue behind the currently executing operation. |
| 1 | IN | Interrupt Pending. If bit is set, the GP interrupt signal is active. |
| 0 | PB | Primitive Busy. If bit is set, an operation is currently executing in the GP. |

6.4.2.15 Host Source (GP_HST_SRC)

GP Memory Offset 48h
 Type WO
 Reset Value xxxxxxxxh

This register is used by software to load source data that is not originated in the frame buffer memory region. When performing a BLT that requires host source data, software should first set up all of the configuration registers that are required and initiate the BLT by writing to the GP_BLT_MODE register (GP Memory Offset 40h). This initiates the BLT in hardware, which then waits for writes to the GP_HST_SRC register. Software should then perform enough writes to this register to complete the BLT operation. Writes to this register are moved immediately into the source FIFO, allowing the CPU to perform successive writes. The EH bit in the GP_BLT_STATUS (GP Memory Offset 44h[5]) register indicates that the GP can accept another cache line (32 bytes) of data.

This register is also aliased to the address range 100h-3FFh to allow the processor to move large blocks of data to the GP through the repeat MOVS instruction. The GP throttles the incoming data by holding off register writes on the GLIU when the source FIFO is full.

GP_HST_SRC Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HST_SRC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_HST_SRC Bit Descriptions

| Bit | Name | Description |
|------|---------|---|
| 31:0 | HST_SRC | Host Source Data. Used during BLT in host source mode. |

6.4.2.16 Base Offset (GP_BASE_OFFSET)

GP Memory Offset 4Ch

Type R/W

Reset Value 01004010h

This register is used to define the physical base addresses of the regions used for all GP read and write operations to memory. Each base defines a 16 MB region that begins on a 4 MB boundary. Thus the top two bits of the offset [23:22] are added to the base to identify the correct 4 MB region in memory for a given transfer. Because there are different bases defined for each potential source of data, each can come from a different memory region. If a memory operation goes beyond the 16 MB region that has been assigned, it wraps back to the beginning of the 16 MB region.

GP_BASE_OFFSET Register Map

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|----|---------|----|---|---|---|---|------|---|---|---|---|---|
| DBASE | | | | | | | | | | SBASE | | | | | | | | | | CH3BASE | | | | | | RSVD | | | | | |

GP_BASE_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|---------|--|
| 31:22 | DBASE | Destination Base. Base address of destination data region in physical memory. |
| 21:12 | SBASE | Source Base. Base address of source data region in physical memory. |
| 11:2 | CH3BASE | Channel 3 Base. Base address of channel 3 data region in physical memory. |
| 1:0 | RSVD | Reserved. |

6.4.2.17 Command Top (GP_CMD_TOP)

GP Memory Offset 50h

Type R/W

Reset Value 01000000h

This register defines the starting address of the command buffer within the command buffer region. Bits [23:0] of this register are combined with the CBASE in GLD_MSR_CONFIG (MSR A0002001h) to form the 32-bit address. This register should only be changed when the GP is not actively executing out of the command buffer, which can be checked by reading the CE bit in the GP_BLT_STATUS register (GP Memory Offset 44h[4]) or by verifying that GP_CMD_READ (GP Memory Offset 58h) and GP_CMD_WRITE (GP Memory Offset 5Ch) have the same value.

GP_CMD_TOP Register Map

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|------|---|---|---|---|---|---|---|
| RSVD | | | | | | | | CMD_TOP | | | | | | | | | | | | | | | | RSVD | | | | | | | |

GP_CMD_TOP Bit Descriptions

| Bit | Name | Description |
|-------|---------|--|
| 31:24 | RSVD | Reserved. Read returns 0. |
| 23:5 | CMD_TOP | Command Top. Starting address of the command buffer in the command buffer region. |
| 4:0 | RSVD | Reserved. Read returns 0. |

6.4.2.18 Command Bottom (GP_CMD_BOT)

GP Memory Offset 54h
 Type R/W
 Reset Value 00FFFFFF0h

This register defines the ending address of the command buffer within the command buffer region. Bits [23:0] of this register are combined with the CBASE in GLD_MSR_CONFIG (MSR A0002001h) to form the 32 bit address. This register should only be changed when the GP is not actively executing out of the command buffer, which can be checked by reading the CE bit in GP_BLT_STATUS (GP Memory Offset 44h[4]) or by verifying that GP_CMD_READ and GP_CMD_WRITE (GP Memory Offset 58h and 5Ch respectively) have the same value.

GP_CMD_BOT Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|------|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | CMD_BOT | | | | | | | | | | | | | | | | RSVD | | | | | | | |

GP_CMD_BOT Bit Descriptions

| Bit | Name | Description |
|-------|---------|---|
| 31:24 | RSVD | Reserved. Read returns 0. |
| 23:5 | CMD_BOT | Command Bottom. Ending address of the command buffer in the command buffer region. |
| 4:0 | RSVD | Reserved. Read returns 0. |

6.4.2.19 Command Read (GP_CMD_READ)

GP Memory Offset 58h
 Type R/W
 Reset Value 00000000h

This register points to the location from which the GP fetches the next command buffer data. As data is fetched, this register increments. When this register equals GP_CMD_BOT (GP Memory Offset 54h) and the data has been fetched, it is reloaded with the value from GP_CMD_TOP (GP Memory Offset 50h). If the current command buffer had the W (wrap) bit set in the command word, then this register is reset to GP_CMD_TOP after the execution of the current command buffer. Typically, this register is read only by the software, and is used in combination with GP_CMD_WRITE (GP Memory Offset 5Ch) to determine how much space is available in the command buffer for new commands. However, this register can be written. A write to this register also affects the GP_CMD_WRITE register such that when creating and initializing a new command buffer in memory, the read and write pointers can be updated simultaneously to point to the beginning of the buffer without the GP thinking that the buffer was non-empty and beginning to fetch. This register must not be written while the GP is actually executing command buffers as this could cause the GP to hang.

GP_CMD_READ Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | CMD_READ | | | | | | | | | | | | | | | | | | | | | | | |

GP_CMD_READ Bit Descriptions

| Bit | Name | Description |
|-------|----------|--|
| 31:24 | RSVD | Reserved. Read returns 0. |
| 23:0 | CMD_READ | Command Read. Pointer to the tail of the command buffer in the command buffer region. |

6.4.2.20 Command Write (GP_CMD_WRITE)

GP Memory Offset 5Ch
 Type R/W
 Reset Value 00000000h

This register points to the next location to be written with command buffer data from the processor. After the processor writes out a complete command buffer starting at this address, it should write to this register to update the value to point to the next location to be written. This write is what queues the GP that there is command buffer data that needs to be fetched and activates the command buffer logic within GP. If the Wrap bit is set in a command buffer control WORD, this register should be written with the same value as that found in GP_CMD_TOP (GP Memory Offset 50h) after the CPU has completed loading the command buffer in memory.

GP_CMD_WRITE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | CMD_WRITE | | | | | | | | | | | | | | | | | | | | | | | |

GP_CMD_WRITE Bit Descriptions

| Bit | Name | Description |
|-------|-----------|--|
| 31:24 | RSVD | Reserved. Read returns 0. |
| 23:0 | CMD_WRITE | Command Write. Pointer to where the next command buffer will be written in the command buffer region. |

6.4.2.21 Offset (GP_CH3_OFFSET)

GP Memory Offset 60h
 Type R/W
 Reset Value 00000000h

The GP_CH3_OFFSET register is used during a BLT to give a starting location for the BLT data in the channel 3 region of memory. The register consists of two fields to compose the address, the OFFSET and Nibble Select. The OFFSET field is a pointer, which when added to the channel 3 base address, gives the memory location of the byte containing the first pixel of the BLT. As in the destination and source offsets, this value must be aligned correctly for BLT direction and pixel depth. When host source data is used, the two LSBs of OFFSET must still be initialized with the byte location of the first source pixel in the host source data stream. Nibble Select is used when the source is 4-bpp, to give an offset within the specified byte to the nibble representing the starting pixel. Both the OFFSET LSBs and Nibble Select are used to index into the first DWORD of every new line of source data.

For a rotation of 90° counterclockwise, the offset should point to the top rightmost byte of the source bitmap. For a rotation of 90° clockwise, the offset should point to the bottom leftmost byte of the source bitmap. For a rotation of 180°, the offset should point to the opposite corner from that pointed to by the destination offset (e.g., If GP_BLT_MODE (GP Memory Offset 40h) indicates a left to right, top to bottom fill, then the destination offset should point to the upper left corner and the channel 3 offset should point to the bottom right most byte of the source bitmap).

GP_CH3_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|----|----|-------|----|----|----|------|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| YLSBS | | | XLSBS | | | N | RSVD | OFFSET | | | | | | | | | | | | | | | | | | | | | | | |

GP_CH3_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|--|
| 31:29 | YLSBS | YLSBS. Y coordinate of starting pixel within color pattern memory. |
| 28:26 | XLSBS | XLSBS. X coordinate of starting pixel within color pattern memory. |
| 25 | N | Nibble Select. Nibble address for 4-bpp pixels/alpha. 0 starts at the leftmost nibble, 1 starts at the rightmost. |
| 24 | RSVD | Reserved. Write as read. |
| 23:0 | OFFSET | Offset. Offset from the channel 3 base address to the first source pixel. |

6.4.2.22 Stride (GP_CH3_MODE_STR)

GP Memory Offset 64h

Type R/W

Reset Value 00000000h

The GP_CH3_MODE_STR register has multiple uses. The STRIDE field is used to indicate the byte width of the channel 3 bitmaps. Whenever the Y coordinate is incremented, this value is added (or subtracted if the Y bit is set) to (from) the previous start address to generate the start address for the next line. Stride values up to 64 KB minus one are supported.

The remaining fields of this register describe the type, size and source of the channel 3 data. The output of channel 3 can be used to replace either source or pattern data into the ROP unit. The PS bit is used to select which pipeline the data will be placed on. If the FMT indicates that the incoming data is alpha, then the incoming data can be used as alpha data in the alpha blend unit if the AS bits in the GP_RASTER_MODE (GP Memory Offset 38h[19:17]) register are set to 110. If the BPP/FMT bits in the GP_RASTER_MODE register (bits [31:28]) indicate the output pixel is 32-bpp, then the incoming alpha data is converted to 8 bits and is consumed at the rate of one pixel per clock. If the BPP/FMT bits are set for 16-bpp, then the incoming alpha data is converted to 4 bits and is consumed at the rate of two pixels per clock. Alpha blending is not supported in 8-bpp mode.

Some operating systems store color data in reverse color order (Blue/Green/Red). This data can be converted into the correct display order by setting the BGR bit. This works for all input formats except for alpha, so if the incoming data is alpha, do not set this bit.

Rotation is controlled by the RO bit. If this bit is set, the direction of rotation is determined by the X and Y bits. When this bit is set, the GP_DST_OFFSET (GP Memory Offset 00h) should point to the upper left corner of the destination and the X and Y bits in the GP_BLT_MODE (GP Memory Offset 40h[9,8]) should not be set. The output must be left to right, top to bottom. The output is actually written in horizontal strips, 8, 16 or 32 pixels high and as wide as the output. For 8-bpp rotation, 1K of buffer space is the minimum required to perform the operation. Having 2K available allows data to be prefetched while the previous tile is being written out. Setting the PL bit limits the buffer size to 1K as it preserves the LUT data in the other 1K of the buffer. This bit should be set when performing any indexed color BLT or if it is likely that the LUT data that has been loaded will be needed again for a future BLT. The performance is higher when this bit is not set.

GP_CH3_MODE_STR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----|----|----|----|---------|----|----|-----|----|----|----|----|------|--------|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EN | PS | X | Y | BPP/FMT | | RO | BGR | PM | PL | PE | HS | RSVD | STRIDE | | | | | | | | | | | | | | | | | | |

GP_CH3_MODE_STR Bit Descriptions

| Bit | Name | Description |
|-----|------|---|
| 31 | EN | Enable. 0: Channel 3 is off. Old pipelines behave exactly as they used to. 1: Channel 3 is on. Data is forced into either source or pattern pipeline from channel 3. |
| 30 | PS | Pipeline Select. 0: Channel 3 data directed to/replaces old pattern pipeline. 1: Channel 3 data directed to/replaces old source pipeline |

GP_CH3_MODE_STR Bit Descriptions (Continued)

| Bit | Name | Description |
|-------|---------|--|
| 29 | X | X Direction for Fetch. Data is reversed if fetch direction does not match destination direction. 0: Left to right direction. 1: Right to left direction. |
| 28 | Y | Y Direction for Fetch. Data is reversed if fetch direction does not match destination direction. 0: Top to bottom direction. 1: Bottom to top direction. |
| 27:24 | BPP/FMT | Color Depth and Format of Input. 0000: 8-bpp 3:3:2. 0001: 8-bpp indexed. 0010: 8-bpp alpha. 0100: 16-bpp 4:4:4:4. 0110: 16-bpp 0:5:6:5. 0111: 4:2:2 YUV. 1000: 32-bpp. 1011: 24-bpp packed. 1101: 4-bpp indexed. 1110: 4-bpp alpha. All others: Undefined. |
| 23 | RO | Rotate Bitmap. 0: Disable rotation. 1: Enable rotation direction determined by X and Y. See Section 6.3.2.1 "Rotating BLTs" on page 242. |
| 22 | BGR | BGR Mode (applies only when 16-bpp or 32-bpp). 0: Pass through (or YUY2 for 4:2:2 mode). 1: Swap red and blue channels on output (or UYVY for 4:2:2 mode). |
| 21 | PM | Pattern Mode. 0: Bitmap mode, data from memory or host source. 1: Pattern mode. |
| 20 | PL | Preserve LUT Data. 0: Entire 2K buffer available for fetch data. 1: 1K reserved for LUT. |
| 19 | PE | Prefetch Enable. When this bit is set, data may be fetched while the BLT is still pending. |
| 18 | HS | Host Source. 0: Data fetched from memory. 1: Data written through host source writes. |
| 17:16 | RSVD | Reserved. |
| 15:0 | STRIDE | Stride. Increment between lines of bitmap in bytes. |

6.4.2.23 Width/Height (GP_CH3_WIDHI)

GP Memory Offset 68h

Type R/W

Reset Value 00000000h

This register is used to specify the width and the height of the bitmap to be fetched on channel 3 in pixels. This need not match the destination width and height, as in the case of a rotation BLT where the width and height are swapped, but the total number of pixels should be equal to the number of pixels in the destination.

GP_CH3_WIDHI Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | WID | | | | | | | | | | | | RSVD | | | | HI | | | | | | | | | | | |

GP_CH3_WIDHI Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 31:28 | RSVD | Reserved. Write as read. |
| 27:16 | WID | Width. Width in pixels of the BLT operation. |
| 15:12 | RSVD | Reserved. Write as read. |
| 11:0 | HI | Height. Height in pixels of the BLT operation. |

6.4.2.24 Host Source (GP_CH3_HSRC)

GP Memory Offset 6Ch

Type WO

Reset Value xxxxxxxh

This register is used by software to load channel 3 data when the channel 3 pattern mode bit is not set, the channel 3 enable bit is set, and the channel 3 host source bit is set. This register is also aliased to the address range 400h-FFFh allowing the processor to load large blocks of data to the GP using the repeat MOVS instruction.

GP_CH3_HSRC Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HST_SRC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_CH3_HSRC Bit Descriptions

| Bit | Name | Description |
|------|---------|--|
| 31:0 | HST_SRC | Host Source Data. Used during BLT in host source mode |

6.4.2.25 LUT Index (GP_LUT_INDEX)

GP Memory Offset 70h
 Type R/W
 Reset Value 00000000h

This register is used to initialize the LUT_INDEX pointer that is used for subsequent LUT operations. All LUT accesses are DWORD accesses so only the 9 LSBs of the pointer are used to index into the 2 KB LUT. Addresses 000h-0FFh are used for 8-bit indexed LUT data. Addresses 000h-00Fh are used for 4-bit indexed LUT data. Addresses 100h-13Fh are used for storing color patterns. All addresses are used for storing incoming data (unless the PL bit is set in the GP_CH3_MODE_STR register, GP Memory Offset 64h[20]), but none of the remaining addresses have any significance to software.

GP_CH3_HSRC Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | LUT_INDEX | | | | | | | | | | | | | | | | |

GP_CH3_HSRC Bit Descriptions

| Bit | Name | Description |
|------|-----------|--|
| 31:9 | RSVD | Reserved. |
| 8:0 | LUT_INDEX | LUT Index. Used to initialize the LUT_INDEX pointer that is used for subsequent LUT operations. The LUT_INDEX automatically increments on a write to the GP_LUT_DATA register (GP Memory Offset 74h). When performing a read, bit 31 must be set to cause the hardware to perform the read and update the GP_LUT_DATA register. If this bit is not set, then a write is assumed and the read will not be performed. |

6.4.2.26 LUT Data (GP_LUT_DATA)

GP Memory Offset 74h
 Type R/W
 Reset Value xxxxxxxxh

This register is used to store data into the LUT for indexed color translations and color patterns. The 32 bits written to this register are stored in the LUT at the location specified in the GP_LUT_INDEX register (GP Memory Offset 70h). A read of this register returns the contents of the LUT at the location specified by the GP_LUT_INDEX register. Either a read or write of this register will cause the GP_LUT_INDEX register to increment, so the LUT can be loaded through successive writes to the GP_LUT_DATA register.

GP_CH3_HSRC Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LUT_DATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

GP_CH3_HSRC Bit Descriptions

| Bit | Name | Description |
|------|----------|---|
| 31:0 | LUT_DATA | LUT_DATA. Used to store data into the LUT for indexed color translations and color patterns. |

6.4.2.27 Interrupt Control (GP_INT_CNTRL)

GP Memory Offset 78h

Type R/W

Reset Value 0000FFFFh

This register is used to control the interrupt signal from the GP. It contains a 16-bit mask and a 16-bit interrupt detect. The mask portion is read/write. A bit set in the mask register disables the corresponding interrupt bit. At reset, all interrupts are disabled. The interrupt detect bits are automatically set by the hardware to indicate that the corresponding condition has occurred and that the mask bit for that condition is not set. The interrupt detect bits remain set until they are cleared by a write to the GP_INT_CNTRL register. Writing a 1 to an interrupt detect bit clears the bit. Writing a 0 to an interrupt detect bit has no effect. Therefore, all of the interrupts in the GP may be cleared by reading the GP_INT_CNTRL register and writing back the value that was read. Whenever any of the interrupt detect bits are set in this register, the IN bit will be set in the GP_BLT_STATUS register (GP Memory Offset 44h[1]).

GP_INT_CNTRL Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|---|---|---|---|----|----|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | I1 | I0 | RSVD | | | | | | | | | | M1 | M0 | | | | |

GP_INT_CNTRL Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 31:18 | RSVD | Reserved. Read returns 0. |
| 17 | I1 | GP Idle Detect Interrupt. |
| 16 | I0 | Command Buffer Empty Detect Interrupt. |
| 15:2 | RSVD | Reserved. Read returns 1. |
| 1 | M1 | GP Idle Mask Bit. |
| 0 | M0 | Command Buffer Empty Mask Bit. |

6.5 Display Controller

The Display Controller (DC) module retrieves graphics, video, and overlay streams from the frame buffer, serializes the streams, performs any necessary color lookups and output formatting, and interfaces to the VP for driving the display device.

Features

- 512x64-bit display FIFO
- 64x64x2-bit hardware cursor
- 64x vertical resolution x2-bit hardware icon overlay
- 3x261x8-bit palette/gamma RAM (including five extension colors)
- Display refresh compression
- 64x64-bit compressed line buffer
- Flexible timing generator
- Support for Video Blanking Interval (VBI) data
- Support for interlaced modes up to 1920x1080
- 3-tap flicker filter for support of interlaced NTSC and PAL display modes
- Flexible memory addressing
- Video overlay support

- Independent VGA block for complete hardware VGA implementation
- Dirty/Valid RAM and controller to monitor memory traffic in support of display refresh compression
- Six 512x64-bit line buffers to support downscaling and flicker filtering
- 3x5-tap graphics filter for scaling and filtering

The DC module consists of a GUI (Graphical User Interface) block, a VGA block, and back-end scaling/filter. The GUI is compatible with the Display Controller found in the GX processor. The VGA block provides hardware compatibility with the VGA graphics standard. The GUI and VGA blocks share a single display FIFO and display refresh memory interface to the memory controller. The VGA block passes 8-bpp and syncs to the GUI, which expands the pixels to 24-bpp via the CLUT (color lookup table). The VGA block also passes the information to the graphics filter for scaling and interlaced display support. This stream is then passed to the Video Processor (VP), which is used for video overlay. The VP forwards this information to the DAC (Digital-to-Analog Converter), which generates the analog red, green, and blue signals and buffers the sync signals, that are then sent to the display. The VP output can also be rendered as YUV data that can be output on the Video Output Port. The DC block diagram is shown in Figure 6-12.




Figure 6-12. Display Controller High-Level Block Diagram

The GUI block, shown in Figure 6-13, provides sophisticated graphics functionality suitable for a GUI environment such as Windows® XP, Windows CE, or Linux® operating

systems. The GUI is optimized for high resolution and high color depth display modes.




Figure 6-13. GUI Block Diagram

The VGA block, shown in Figure 6-14, provides hardware support for a compatible VGA solution. It consists of an independent CRT controller and pixel formatting units. It also provides the standard VGA host memory data manip-

ulation functions such as color compare, set, reset, etc. This block provides complete support for all VGA text and graphics modes.




Figure 6-14. VGA Block Diagram

6.5.1 GUI Functional Overview

6.5.1.1 Display Mode Support

The display modes listed in Table 6-32 are supported by the GUI block. 32- and 24-bpp display support is provided across all resolutions. The Dot Clock source (DOTCLK) is provided by a PLL. Available memory bandwidth determines the resolutions and color depths that will function without display tearing. Memory controller configuration, GLIU frequency, and other demands on the memory controller set the available bandwidth. The GLIU frequency determines the memory controller frequency. Other demands on the memory controller such as the CPU and bus masters affect on available bandwidth are difficult to predict. Use of the video overlay feature additionally decreases the bandwidth available for screen refresh.

The Minimum GLIU Frequency criteria listed in Table 6-32 must be met for quality operation of the display. This frequency provides sufficient memory bandwidth for the memory controller to maintain reliable display refresh under all operating conditions, including the video overlay. As a general rule, Table 6-32 indicates what the minimum relationship of DOTCLK to GLIU frequency should be at the various color depths.

Bandwidth requirements for the VGA engine are not listed in this table. Most graphics modes require the same bandwidth as comparable 8-bpp display modes listed in Table 6-32. Text modes generally require higher bandwidth. Supported text modes require a GLIU clock frequency of 100 MHz or more to obtain the necessary memory bandwidth.

Table 6-32. Display Modes

| Resolution | Color Depth (bpp) | Refresh Rate (Hz) | Dot Clock (MHz) | Min. GLIU Frequency (MHz) |
|------------|-------------------|-------------------|-----------------|---------------------------|
| 640 x 480 | 8, 16, or 24/32 | 60 | 25.175 | 75 |
| | 8, 16, or 24/32 | 70 | 28.560 | 75 |
| | 8, 16, or 24/32 | 72 | 31.500 | 75 |
| | 8, 16, or 24/32 | 75 | 31.500 | 75 |
| | 8, 16, or 24/32 | 85 | 36.000 | 75 |
| | 8, 16, or 24/32 | 90 | 37.889 | 400 |
| | 8, 16, or 24/32 | 100 | 43.163 | 400 |
| 800 x 600 | 8, 16, or 24/32 | 60 | 40.000 | 75 |
| | 8, 16, or 24/32 | 70 | 45.720 | 75 |
| | 8, 16, or 24/32 | 72 | 49.500 | 75 |
| | 8, 16, or 24/32 | 75 | 49.500 | 75 |
| | 8, 16, or 24/32 | 85 | 56.250 | 75 |
| | 8, 16, or 24/32 | 90 | 60.065 | 400 |
| | 8, 16, or 24/32 | 100 | 68.179 | 400 |
| 1024 x 768 | 8, 16 or 24/32 | 60 | 65.000 | 75 |
| | 8, 16, or 24/32 | 70 | 75.000 | 100 |
| | 8, 16, or 24/32 | 72 | 78.750 | 100 |
| | 8, 16, or 24/32 | 75 | 78.750 | 100 |
| | 8, 16, or 24/32 | 85 | 94.500 | 100 |
| | 8, 16, or 24/32 | 90 | 100.187 | 400 |
| | 8, 16, or 24/32 | 100 | 113.310 | 400 |
| 1152x864 | 8, 16, or 24/32 | 60 | 81.600 | 100 |
| | 8, 16, or 24/32 | 70 | 97.520 | 100 |
| | 8, 16, or 24/32 | 72 | 101.420 | 200 |
| | 8, 16, or 24/32 | 75 | 108.000 | 200 |
| | 8, 16, or 24/32 | 85 | 119.650 | 200 |
| | 8, 16, or 24/32 | 90 | 129.600 | 400 |
| | 8, 16, or 24/32 | 100 | 144.000 | 400 |

Table 6-32. Display Modes (Continued)

| Resolution | Color Depth (bpp) | Refresh Rate (Hz) | Dot Clock (MHz) | Min. GLIU Frequency (MHz) |
|-------------------------|-------------------|-------------------|-----------------|---------------------------|
| 1280 x 1024 | 8, 16, or 24/32 | 60 | 108.000 | 200 |
| | 8, 16, or 24/32 | 70 | 129.600 | 200 |
| | 8, 16, or 24/32 | 72 | 133.500 | 200 |
| | 8, 16, or 24/32 | 75 | 135.000 | 200 |
| | 8, 16, or 24/32 | 85 | 157.500 | 200 |
| | 8, 16, or 24/32 | 90 | 172.800 | 400 |
| | 8, 16, or 24/32 | 100 | 192.000 | 400 |
| 1600 x 1200 | 8, 16, or 24/32 | 60 | 162.000 | 200 |
| | 8, 16, or 24/32 | 70 | 189.000 | 200 |
| | 8, 16, or 24/32 | 72 | 198.000 | 233 |
| | 8, 16, or 24/32 | 75 | 202.500 | 233 |
| | 8, 16, or 24/32 | 85 | 229.500 | 266 |
| | 8, 16, or 24/32 | 90 | 251.182 | 400 |
| | 8, 16, or 24/32 | 100 | 280.640 | 400 |
| 1920x1440 | 8, 16, or 24/32 | 60 | 234.000 | 266 |
| | 8, 16, or 24/32 | 70 | 278.400 | 400 |
| | 8, 16, or 24/32 | 72 | 288.000 | 400 |
| | 8, 16, or 24/32 | 75 | 297.000 | 400 |
| | 8, 16, or 24/32 | 85 | 341.349 | 400 |
| Television Modes | | | | |
| 720x483 SD NTSC | up to 32 | 59.94i | 27.000 | 200 |
| 640x480 SD NTSC | up to 32 | up to 60.00i | 27.000 | 200 |
| 768x576 SD PAL | up to 32 | 50.00i | 27.000 | 200 |
| 720x576 SD PAL | up to 32 | 50.00i | 27.000 | 200 |
| 1280x720 HD | up to 32 | up to 60.00i | up to 74.750 | 200 |
| 1280x768 HD | up to 32 | 50.00i | 74.750 | 200 |
| 1440x720 HD | up to 32 | 60.00i | 74.750 | 400 |
| 1440x768 HD | up to 32 | 50.00i | 74.750 | 400 |
| 1920x1080 HD | up to 32 | up to 60.00i | up to 148.500 | 400 |

6.5.1.2 Display FIFO

The DC module incorporates a 512-entry x 64-bit display FIFO that queues up all display data, including graphics frame buffer data, compressed display buffer data, cursor and icon overlay data, and video overlay YUV data. When the video output port is enabled, 32 slots of the display FIFO are allocated for the video transfer buffer.

The DFHPSL and DFHPEL (DC Memory Offset 004h[11:8] and [15:12]) bits are used to set the thresholds for high-priority memory request assertion. These levels can be tuned for a particular display mode to optimize memory bandwidth utilization.

6.5.1.3 Hardware Cursor and Icon Overlays

The GUI supports a 64x64x2-bit hardware cursor overlay. The 2-bit codes are defined in Table 6-33.

A hardware icon overlay is also supported for applications that require a fixed sprite overlay. This is particularly useful in portable applications for display status indicators that are independent of the application that is running. When enabled, the icon overlay is displayed on each active scan line. The icon is 64 pixels wide and supports three colors plus transparency as shown in Table 6-34.

The display of cursor and icon overlays is controlled by CURE (bit 1) and CLR_CUR (bit 2) in DC_GENERAL_CFG (DC Memory Offset 004h), which take effect on the next vertical sync after the bits are programmed. The cursor is always displayed on top of the icon if both are enabled.

The cursor and icon are inserted into the graphics stream prior to mixing the video overlay data. Since the background color-keyed value generally does not match the cursor or icon colors, the cursor and icon may be displayed on top of any active video. Note that the cursor and icon features are not available in VGA modes.

Table 6-33. Cursor Display Encodings

| AND Mask | XOR Mask | Color Displayed |
|----------|----------|--|
| 0 | 0 | Cursor Color 0 - Palette Index 100h |
| 0 | 1 | Cursor Color 1 - Palette Index 101h |
| 1 | 0 | Transparent - Background Pixel |
| 1 | 1 | Inverted - Bitwise Inversion of Background Pixel |

Table 6-34. Icon Display Encodings

| AND Mask | XOR Mask | Color Displayed |
|----------|----------|-----------------------------------|
| 0 | 0 | Icon Color 0 - Palette Index 102h |
| 0 | 1 | Icon Color 1 - Palette Index 103h |
| 1 | 0 | Transparent - Background Pixel |
| 1 | 1 | Border Color - Palette Index 104h |

Cursor/Icon Buffer Formats

In 2-bpp mode, the cursor buffer is stored as a linear display buffer containing interlaced AND and XOR QWORDS (8-byte segments). Each QWORD contains the appropriate mask for 64 pixels. Even QWORDS contain the AND masks and odd QWORDS contain the XOR masks. The masks are stored “in display order” with the leftmost pixel being most significant and the rightmost pixel being least significant.

For 32-bpp cursors, the cursor pixels include an alpha value, and are alpha blended with the underlying graphics pixels. For the purposes of cursor overlay, the cursor alpha value is used. If the graphics stream includes an alpha value, that value is not used for the purposes of cursor overlay. However, the graphics alpha value is retained in the resulting pixel stream.

The cursor buffer stores 192 bytes of data per scan line (for 48 horizontal pixels) in 32-bpp mode. In this mode, the cursor size is 48 pixels wide and 64 pixels high, and so the buffer is 12 KB in size.

In 2-bpp mode, cursor buffer includes 16 bytes of data per scan line (for 64 horizontal pixels). The cursor is 64x64, therefore the cursor buffer is 1 KB in size.

The DC contains logic to address the overlay of the cursor on top of a color key region. Table 6-35 indicates what pixel value is output from the DC’s rendering engine when the cursor is overlaid on the color key region.

Note that this behavior varies slightly when the graphics are represented in 32-bpp mode, which includes a per-pixel alpha value.

Table 6-35. Cursor/Color Key/Alpha Interaction

| Cursor | Per-Pixel Alpha | Color Key Match, Per-Pixel Alpha | No Per-Pixel Alpha | Color Key Match, No Per-Pixel Alpha |
|-----------------------------|--|--|---|--|
| No Cursor | COLOR = graphics color ALPHA = graphics alpha | COLOR = graphics color ALPHA = 00 | COLOR = graphics color ALPHA = FF | COLOR = graphics color ALPHA = 00 |
| 2-bpp Cursor (cursor color) | COLOR = cursor color ALPHA = graphics alpha or FF (configurable) | COLOR = cursor color ALPHA = FF | COLOR = cursor color ALPHA = FF | COLOR = cursor color ALPHA = FF |
| 2-bpp Cursor (invert color) | COLOR = invert graphics color ALPHA = graphics alpha or FF (configurable) | COLOR = invert graphics color ALPHA = FF | COLOR = invert graphics color ALPHA = FF | COLOR = invert graphics color ALPHA = FF |
| 2-bpp Cursor (transparent) | COLOR = graphics color ALPHA = graphics alpha | COLOR = graphics color ALPHA = 00 | COLOR = graphics color ALPHA = FF | COLOR = graphics color ALPHA = 00 |
| Color Cursor (with alpha) | COLOR = blend cursor/graphics ALPHA = pp alpha or FF (configurable) | COLOR = cursor color ALPHA = cursor alpha | COLOR = blend cursor/graphics ALPHA = FF | COLOR = cursor color ALPHA = cursor alpha |

6.5.1.4 Display Refresh Compression

To reduce the system memory contention caused by the display refresh, the GUI block contains compression and decompression logic for compressing the frame buffer image in real time as it is sent to the display. The DC does not modify the standard frame buffer, but rather, it utilizes a separate compressed display buffer for updating the display under certain conditions. This compressed display buffer can be allocated within the extra off-screen memory within the graphics memory region.

Coherency of the compressed display buffer is maintained by use of dirty and valid bits for each line. Whenever a line has been successfully compressed, it is retrieved from the compressed display buffer for all future accesses until the line becomes dirty again. Dirty lines are retrieved from the normal uncompressed frame buffer.

The compression logic has the ability to insert a “static” frame every other display frame, during which time dirty bits are ignored and the valid bits are read to determine whether a line should be retrieved from the frame buffer or compressed display buffer. This allows a latency of one frame between pixels actually being rendered and showing up on the display. This effect typically goes unnoticed for traditional 2D applications but may result in increased tearing in single-buffered animation sequences. This feature may be used to tune for maximum performance or optimal display quality.

The compression algorithm used commonly achieves compression ratios between 10:1 and 50:1, depending on the nature of the display data. The compression algorithm employed is lossless and therefore results in no loss of visual quality. This high level of compression provides higher system performance by reducing typical latency for normal system memory access, higher graphics performance by increasing available drawing bandwidth to the memory subsystem, and lower power consumption by significantly reducing the number of off-chip memory accesses required for refreshing the display. These advantages become more pronounced as display resolution, color depth, and refresh rate are increased, and as the size of the installed DRAM increases.

As uncompressed lines are fed to the display, they are compressed and stored in an on-chip compressed line buffer (64x64 bits). Lines will not be written back to the compressed display buffer in the DRAM unless a successful compression has resulted, so there is no penalty for pathological frame buffer images where the compression algorithm is sub-optimal.

6.5.1.5 Dirty/Valid RAM

The DC module incorporates the Dirty/Valid RAM (DVRAM) in the Display Controller module. The Dirty/Valid RAM controller directly snoops GLIU0 request packets on the memory data port.

The Dirty/Valid RAM may be used to monitor locations in memory other than the frame buffer. (Compression and decompression must be disabled in order for the Display Controller to continue to function properly.) This may be used for scenarios where software (or the Graphics Processor) must modify or re-render a frame whenever corresponding modifications occur in an offscreen graphics buffer. The “palletized” bit is set upon writes to the corresponding region of memory. However, it is up to software to clear the dirty bit by writing to the Dirty/Valid RAM Access register (DC Memory Offset 08Ch).

6.5.1.6 Palette/Gamma RAM

The GUI block contains a 261x24 color lookup table RAM used for palletized display modes (Indexes 0-255), cursor colors (Indexes 256-257), and the GUI mode border color (Index 260). This color lookup table is also used by the VGA block to map the 8-bit VGA pixels to a 24-bit RGB color value. In true color display modes (16, 24, or 32-bpp), the color lookup table can be used as a gamma correction RAM.

6.5.1.7 Display Address Generator

The GUI block supports flexible address generation for the frame buffer, compressed display buffer, cursor and icon buffers, and video buffers (YUV 4:2:2 or 4:2:0 format). A separate start offset register is provided for each display buffer. The start offset may be programmed to be relative to frame buffer space (up to 256 MB).

6.5.1.8 Display Timing Generator

The GUI block includes a flexible timing generator capable of handling up to a 1920x1440 resolution display. Horizontal timings are programmable with 1-pixel granularity. Vertical timings are programmable with scan line granularity. The timing registers are master-slaved such that a new timing set may be programmed while the working set is still active. The TRUP configuration bit (DC_DISPLAY_CFG, DC Memory Offset 008h[6]) is used to allow the new set of timings to take effect at the start of vertical sync. As long as the horizontal and vertical total counts do not change when a new timing set is loaded, the sync pulses should remain stable and the display should not glitch.

6.5.1.9 Video Overlay Support

The GUI block also supports a video overlay function. The DC has flexible addressing capability for YUV 4:2:2 and YUV 4:2:0 display surfaces. Video data is stored in a separate buffer within the off-screen frame buffer. Independent surface pitch control is provided for Y and U/V.

The DC fetches the contents of the video and transmits it to the Video Processor once per frame.

The Video Processor provides enhanced overlay scaling and filtering options.

The width of the video output port is 32 bits. This allows the display of high-resolution video source material (up to 1920 horizontal pixels) mixed with high-resolution graphics data.

Table 6-36 illustrates the minimum video port bandwidth required for a number of different graphics display resolutions.

Table 6-36. Video Bandwidth

| Resolution | Refresh Rate (Hz) | Line Rate (KHz) | Video Source Size (B) | Video Port Bandwidth Required (MB/s) |
|------------|-------------------|-----------------|-----------------------|--------------------------------------|
| 640x480 | 60 | 31.5 | 1440 | 45.4 |
| | | | 2160 | 68.0 |
| | 85 | 43.3 | 1440 | 62.4 |
| | | | 2160 | 93.5 |
| 800x600 | 60 | 37.9 | 1440 | 54.5 |
| | | | 2160 | 81.9 |
| | 85 | 53.7 | 1440 | 77.3 |
| | | | 2160 | 116.0 |
| 1024x768 | 60 | 48.4 | 1440 | 69.7 |
| | | | 2160 | 105 |
| | 85 | 68.7 | 1440 | 98.9 |
| | | | 2160 | 148.4 |
| 1280x1024 | 60 | 64.0 | 1440 | 92.2 |
| | | | 2160 | 138 |
| | 85 | 91.1 | 1440 | 131 |
| | | | 2160 | 197 |
| 1600x1200 | 60 | 75.0 | 1440 | 108 |
| | | | 2160 | 162 |
| | 70 | 87.5 | 1440 | 126 |
| | | | 2160 | 189 |

6.5.1.10 Output Formats

Video Output Data Sequencing

The order that video data is transmitted from the DC to the VP depends on the format of the video data. For YUV 4:2:0 mode, the entire stream of Y data is transmitted for a source line, followed by the entire stream of U data for the line, and finally, the entire stream of V data for the line. The size of the U and V streams are always one-half the size of the Y stream. The data is not interlaced as in the YUV 4:2:2 mode. The data ordering is shown in Table 6-37.

Table 6-37. YUV 4:2:0 Video Data Ordering

| Sequence | Data Type | Max Size (Bytes) |
|----------|-----------|------------------|
| 1 | Y stream | 1920 |
| 2 | U stream | 960 |
| 3 | V stream | 960 |

For YUV 4:2:2 mode, YUV data is interlaced in a single stream, with a maximum size of 1440 bytes.

In YUV 4:2:2 mode, four orders of YUV data are supported. The data format is selectable via the Video Configuration register (VP Memory Offset 000h) in the Video Processor module. The data ordering is shown in Table 6-38.

Table 6-38. YUV 4:2:2 Video Data Ordering

| Mode | YUV Ordering (Note 1) |
|------|-----------------------|
| 0 | U Y0 V Y1 |
| 1 | Y1 V Y0 U |
| 2 | Y0 U Y1 V |
| 3 | Y0 V Y1 U |

Note 1. U = Cb, V = Cr.

6.5.2 VBI Data

VBI (Video Blanking Interval) data is fetched by the DC at the start of each frame. The data is fetched from a buffer in memory, separately from video or graphics data. It is presented to the VP on the graphics port. VBI data is provided via a path that circumvents the gamma correction palette and the graphics filter. The data presented to the VP/VOP is only the data in memory. There are no additional headers attached by the DC. Configuration registers in the DC determine how many lines of VBI data are sent during each field; the lines can be enabled/disabled independently of one another. If a line is disabled, no data is fetched (from memory) for that line, and the memory line pointer is NOT incremented. Thus, non-contiguous lines of screen VBI must be stored contiguously in memory if there are no active VBI lines between them. The DC can be programmed to fetch multiple fields worth of VBI data from linear frame buffer space without resetting to the start of the buffer on each field. This minimizes the interrupt overhead required to manage VBI data. VBI data streams of up to 4 KB per scan line are supported.

The VBI horizontal timings are controlled in a manner similar to the horizontal active timings. The reference point for the horizontal (pixel) counter is the start of active video. This means that if the VBI data is to be active before this point on the line (i.e., to the left of, and above active video), it may be necessary to set the VBI horizontal start point to a large number (less than the horizontal total, but larger than the VBI horizontal end point). The line counter used to calculate VBI offsets is incremented at the start of each HSYNC, and NOT at the start of active video. This means that even if the VBI horizontal timings are such that it starts during the horizontal “back porch” region, the line counts and enables are the same as if the VBI horizontal timing was the same as the graphics timing.

6.5.3 GenLock

The DC has the ability to use an external source to determine the timing and frequency of VSYNC. This is primarily used in systems in which the VIP is providing video data to be displayed in a native screen resolution and frame rate. The DC can also be configured to detect the loss of VSYNC in this case, and temporarily generate its own VSYNC pulse until the external source resumes generation of video data and synchronization. This is accomplished through the use of a VSYNC timeout counter. The DC can also generate an interrupt when a loss of synchronization is detected.

6.5.4 VGA Block Functional Overview

The VGA block provides full hardware support for a VGA graphics subsystem. It is compatible with the IBM VGA as defined in the IBM Video Subsystem Technical Reference manual. This section provides an overview of VGA features and functions.

6.5.4.1 VGA Modes

A VGA “mode” is a programmed VGA configuration defined by the VGA BIOS that produces a graphics frame buffer format and a screen image with specific characteristics. The base VGA function provides coded text modes for text-based applications, and graphics modes for graphics-based applications. Many of these modes are compatible with older graphics adapter standards, such as monochrome display adapter, color graphics adapter, and enhanced graphics adapter.

Text Modes

There are five text modes defined by VGA BIOS as shown Table 6-39.

Each of the text modes provides a coded frame buffer consisting of a 16-bit value for each character. The low byte is the ASCII character code for the character to display, and the high byte is an attribute byte that determines how the character is displayed (foreground, background colors, blink, underline, etc.). There are two formats defined by BIOS for the attribute byte: color and monochrome as shown in Table 6-40.

Graphics Modes

The graphics modes defined by VGA BIOS are shown in Table 6-41.

Table 6-39. VGA Text Modes

| BIOS Mode # | Screen Size in Characters | Attribute Type | Buffer Address | Compatibility |
|-------------|---------------------------|----------------|----------------|---------------|
| 0, 1 | 40 x 25 | Color | B8000h-BFFFFh | CGA |
| 2, 3 | 80 x 25 | Color | B8000h-BFFFFh | EGA, VGA |
| 7 | 80 x 25 | Monochrome | B0000h-B7FFFh | MDA |

Table 6-40. Text Mode Attribute Byte Format

| Bit | Color Definition | Monochrome Definition |
|-----|----------------------------------|----------------------------------|
| 7 | Blink | Blink |
| 6 | Background Color (R) | Background |
| 5 | Background Color (G) | Background |
| 4 | Background Color (B) | Background |
| 3 | Foreground Intensity/Font Select | Foreground Intensity/Font Select |
| 2 | Foreground Color (R) | Foreground |
| 1 | Foreground Color (G) | Foreground |

Table 6-41. VGA Graphics Modes

| BIOS Mode # | Screen Size in Pixels | # of Colors | Frame Buffer Format | Buffer Address |
|-------------|-----------------------|-------------|---------------------|----------------|
| 4, 5 | 320 x 200 | 4 | Packed Pixel | B8000h-BFFFFh |
| 6 | 640 x 200 | 2 | Packed Pixel | B8000h-BFFFFh |
| 0xD | 320 x 200 | 16 | Planar | A0000h-AFFFFh |
| 0xE | 640 x 200 | 16 | Planar | A0000h-AFFFFh |
| 0xF | 640 x 400 | 4 | Planar | A0000h-AFFFFh |
| 0x10 | 640 x 350 | 16 | Planar | A0000h-AFFFFh |
| 0x11 | 640 x 480 | 2 | Planar | A0000h-AFFFFh |
| 0x12 | 640 x 480 | 16 | Planar | A0000h-AFFFFh |
| 0x13 | 320 x 200 | 256 | Packed Pixel | A0000h-AFFFFh |




Figure 6-15. VGA Frame Buffer Organization

6.5.5.2 Graphics Controller

The graphics controller manages the CPU interaction with video memory, and contains the video serializers that feed the front end of the attribute controller. Several memory

read and write modes are supported that provide various forms of acceleration for VGA graphics operations. A high-level diagram of the graphics controller is shown in Figure 6-16.




Figure 6-16. Graphics Controller High-level Diagram

6.5.5.3 Write Modes

There are four write modes supported by the graphics controller (mode 0, 1, 2, and 3). These write modes provide

assistance to the CPU when the frame buffer is in a planar graphics format. Figure 6-17 shows the data flow logic that supports these modes.




Figure 6-17. Write Mode Data Flow

6.5.5.4 Read Modes

There are two read modes provided to assist the CPU with graphics operations in planar modes. Read mode 0 simply returns the frame buffer data. Read mode 1 allows the CPU

to do a single color compare across eight pixels. Figure 6-18 shows the data flow for read modes. Figure 6-19 on page 292 shows how the color compare logic in Figure 6-18 works.




Figure 6-18. Read Mode Data Flow




Figure 6-19. Color Compare Operation

6.5.6 Graphics Scaler/Filter

The DC incorporates a 3x5 tap filter to be used for up/downscaling of the graphics image. In order to support the filter, three lines of buffering are also included. These three line buffers support a frame buffer resolution of up to 1024 pixels wide. For wider images, the buffers are automatically reconfigured into one line, and scaling is not supported. For frame buffer images up to and including 1024 pixels in width, vertical downscaling of up to (but not including) 2:1 is supported and horizontal downscaling of up to (but not including) 2:1 is supported.

The filter is organized as five 3-tap vertical filters that feed the five taps of a horizontal filter. The filter supports 1/256 inter-pixel quantization (i.e., 256-phase) in both the horizontal and vertical directions. The filter coefficients are 10 bits wide.

Scaling is controlled by adjusting the horizontal and vertical filter scale factors (through configuration register 90). These numbers represent binary rational numbers in a 2.14 format. At the start of each frame, the H Phase Adder and V Phase Adder are reset to 0. At the start of each scan line, the V Phase adder is added to V Phase and the result is stored in V Phase Adder. The integer portion of the value in V Phase Adder indicates on which line the filter kernel is centered. The most significant eight bits of the fractional portion of this value determine the vertical phase for the purpose of determining the filter coefficients.

The H Phase Adder mechanism is similar but operates on pixels instead of lines.

A block diagram of the filter is shown in Figure 6-20.




Figure 6-20. Graphics Filter Block Diagram




Figure 6-20. Graphics Filter Block Diagram (Continued)

To support the flicker filter, the scaling filter then feeds two additional line buffers. These buffers are 1024 pixels wide. The scaling filter directly feeds a tap of the 3x1-tap flicker filter. (The other two taps are fed by the two line buffers.) All filtering is performed in the GeodeLink I/F clock domain. The result from the flicker filter feeds a final line buffer, which is used to synchronize the data stream to the Dot clock domain. When the flicker filter is enabled, the final

image width is dictated by this final line buffer, which is 1024 pixels wide. When the flicker filter is disabled, the two line buffers normally used to feed the flicker filter are used as one line buffer, that feeds the final synchronizing line buffer. This enables scaling to image sizes up to 2048 pixels wide, provided that interlacing is not required. Figure 6-21 illustrates the flicker filter and line buffer path.




Figure 6-21. Flicker Filter and Line Buffer Path

6.5.7 Color Key Elimination

Additional logic, not shown in the diagrams, is used to preserve the color key color. This logic, when enabled, adjusts the alpha value for each filter input pixel in which a color key match is detected. The filter then uses the alpha value to determine if a pixel matches the color key. For information on the interaction of cursor and color key, Table 6-35 on page 284.

The filter contains specialized logic to remove color key pixels from the blended output and replace them with nearby pixels. This prevents halo effects if the color key contrasts sharply with the surrounding graphics image.

For each of the 3-tap vertical filters, except the center one, the replacement algorithm is as follows:

- If the top pixel is the only color key pixel, the center pixel is used in its place.
- If the bottom pixel is the only color key pixel, the center pixel is used in its place.
- If the center pixel is the only color key pixel, the top pixel is used in its place.
- If any two pixels are color key pixels, the remaining pixel is output to the horizontal filter.
- If all pixels are color key pixels, the bottom pixel is output to the horizontal filter. (The vertical output is a color key pixel and the alpha value is set accordingly.)

For the center 3-tap vertical filter, the algorithm is as follows:

- If the top pixel is a color key pixel, the center pixel is used in its place.
- If the bottom pixel is a color key pixel, the center pixel is used in its place.
- If the center pixel is a color key pixel, the center pixel is output to the horizontal filter regardless of the values of the other two pixels. (The vertical output is a color key pixel, and the alpha value is set accordingly.)

The horizontal filter algorithm follows. Assume that the pixel inputs are numbered 1-5, left to right.

- If pixel 1 is a color key pixel and pixel 2 is not, pixel 2 is used in place of pixel 1.
- If pixel 1 and pixel 2 are both color key pixels, pixel 3 is used in place of pixel 1.
- If pixel 2 is a color key pixel, pixel 3 is used in place of pixel 2.
- If pixel 5 is a color key pixel and pixel 4 is not, pixel 4 is used in place of pixel 5.
- If pixel 4 and pixel 5 are both color key pixels, pixel 3 is used in place of pixel 5.
- If pixel 4 is a color key pixel, pixel 3 is used in place of pixel 4.

- If pixel 3 is a color key pixel, pixel 3 is output from the filter regardless of the values of pixels 1, 2, 4, and 5. (The result is a color key pixel; the alpha value is set accordingly.)

If the center pixel matches the color key, it is passed through directly. If the center pixel does not match the color key, then any other filter input pixel that matches the color key is discarded and replaced by a nearby non-color-key-matching neighbor.

6.5.8 Using the Graphics Filter

From a software perspective, the AMD Geode LX processor DC appears much like its predecessor in the AMD Geode GX processor design. The graphics filter is disabled by default, and the timing and addressing registers operate as before. One significant change is the addition of color key detection logic to the DC block. This logic was previously only in the VP.

When enabling the VP for the purpose of scaling the output image, some additional parameters must be programmed (These parameters need not be programmed if the graphics filter/scaler is to remain disabled.):

- The horizontal and vertical size of the source image
- The horizontal and vertical scaling factors to be used to scale the source image
- The filter coefficients

The timing registers (DC Memory Offsets 040h-058h) should be programmed based on the parameters for the resulting output image. Note that this image may differ in size from the frame buffer image. The frame buffer image size is used to determine the value to be written to the Frame Buffer Active Region Register (DC Memory Offset 05Ch).

The scaling factors are programmed into the Graphics Filter Scale Register (DC Memory Offset 090h). These fields are 16 bits each (horizontal and vertical). The 16 bits represent the ratio of the destination image size to the source image size. They are right-shifted 14 bits to represent fractional values between 0 and 3.99993896484375. However, due to hardware limitations, the downscale factors cannot exceed 2.0. Thus the image can be downscaled by nearly 2X in the horizontal and vertical directions. The image can be upsampled by up to 16384X, although the CRTIC does not support images beyond 1920x1440 pixels, so it is unlikely that scale factors beyond about 4X would ever be used.

VBI data is not filtered. The scaling factors in the Graphics Filter Scale register have no effect on VBI data.

The filter supports 256 sub-pixel phases in both the horizontal and vertical directions. Each coefficient is 10 bits, and is represented as a 2's complement number, right-shifted 9 bits to represent values between -1 and 0.998046875. The coefficients must be loaded into the RAMs by software, using the IRQ/Filter Control register, Filter Coefficient Data register 1, and Filter Coefficient Data Register 2 (DC Memory Offsets 094h-09Ch).

6.5.9 Interlaced Modes

For interlaced modes, the V_ACTIVE and V_TOTAL fields are configured for the odd field. The Even Field Vertical Timing registers (DC Memory Offsets 0E4h-0ECh) are configured for the corresponding even field. Figure 6-22 on page 298 shows a representative timing diagram for the odd and even timing register settings in interlaced modes, and Table 6-43 on page 298 presents the (decimal) timing values for some common interlaced modes.

The DC is capable of producing an interlaced output using any of three separate mechanisms. It can fetch the graphics data in an interlaced manner, flicker filter the graphics data, or use the same graphics data for both odd and even

fields, (which would effectively line-double the resulting image). When the VGA is being used, interlaced addressing is not supported, and scaling must be used. When the frame buffer source image or the output image is wider than 1024 active pixels, the flicker filter is not supported.

When scaling and/or interleaving is enabled, the size of the frame buffer image (in pixels) will vary from the size of the output image. Table 6-42 and Table 6-44 on page 299 indicates how the DC's timing register fields should be programmed for supported scaling and interlacing modes. (Note that for VGA modes, there are several VGA registers that can affect the size of the frame buffer image. These registers are not enumerated in the table.)

Table 6-42. Programming Image Sizes

| Mode | Pre-scale Horizontal Width | Pre-scale Height | Post-scaler Width | Post-scaler Height | Final (Output) Width | Final (Output) Height |
|---|----------------------------|---|-------------------|---|----------------------|---|
| Default (no VGA, scaling, interlacing, or flicker filter) | H_ACTIVE | V_ACTIVE | H_ACTIVE | V_ACTIVE | H_ACTIVE | V_ACTIVE |
| Scaling only | FB_H_ACTIVE | FB_V_ACTIVE | H_ACTIVE | V_ACTIVE | H_ACTIVE | V_ACTIVE |
| Interlacing only (no flicker filter) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |
| Interlacing with flicker filter | H_ACTIVE | V_ACTIVE + V_ACTIVE_EVEN + 1 (Note 1) | H_ACTIVE | V_ACTIVE + V_ACTIVE_EVEN + 11 | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |
| Interlacing with interlaced addressing (no flicker filter) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |
| Interlacing with scaler (no flicker filter, no interlaced addressing) | FB_H_ACTIVE | FB_V_ACTIVE | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |
| Interlacing with scaler and flicker filter | FB_H_ACTIVE | FB_V_ACTIVE | H_ACTIVE | V_ACTIVE + V_ACTIVE_EVEN + 11 | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |
| VGA (no scaling, interlacing, or flicker filter) | VGA CRTC | VGA CRTC | VGA CRTC | VGA CRTC | VGA CRTC | VGA CRTC |
| VGA with scaling (no interlacing or flicker filter) | VGA CRTC | VGA CRTC | H_ACTIVE | V_ACTIVE | H_ACTIVE | V_ACTIVE |
| VGA with scaling and interlacing (no flicker filter) | VGA CRTC | VGA CRTC | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |
| VGA with scaling, interlacing, and flicker filter | VGA CRTC | VGA CRTC | H_ACTIVE | V_ACTIVE + V_ACTIVE_EVEN + 11 | H_ACTIVE | V_ACTIVE or V_ACTIVE_EVEN (alternating) |

Note 1. Because the register value represents the image size minus 1, an additional 1 is added when these two register values are added together to retain the convention.

6.5.10 Interlaced Timing Examples

Figure 6-22 shows how the DC's timing registers are used to control timings for interlaced display modes. The SMTPE standards define the even and odd fields as starting at VSYNC, while the register settings define the timings based on the start of the active display region, as is common in (non-interlaced) VESA timing standards. As a result, the V_Sync_End and V_Total register settings each define a region that begins in the odd field and ends in the next even field. Similarly, the V_Sync_Even_End and

V_Total_Even register settings each define a region that begins in the even field and ends in the next odd field.

All register values are in hex; assuming VSYNC pulse width of one line.

Table 6-43 lists timings for various interlaced modes for reference. The user should verify these timings against current specifications for their application.) Table 6-44 on page 299 provides the corresponding register settings (hexadecimal values) for these modes. The VSYNC pulse is assumed to be one line wide. Further information on these registers can be found in Section 6.6.5 on page 327.




Figure 6-22. Interlaced Timing Settings

Table 6-43. Vertical Timing in Number of Lines

| Timing Set | Odd Field | | | Even Field | | |
|-------------|------------|--------|-------------|------------|--------|-------------|
| | Back Porch | Active | Front Porch | Back Porch | Active | Front Porch |
| 525 | 16 | 242 | 2 | 17 | 241 | 3 |
| 625 | 22 | 288 | 2 | 23 | 288 | 2 |
| 720i | 12 | 360 | 3 | 13 | 360 | 2 |
| 1080i | 20 | 540 | 3 | 20 | 540 | 2 |
| 1080i 50 Hz | 80 | 540 | 5 | 80 | 540 | 5 |

Table 6-44. Timing Register Settings for Interlaced Modes

| Timing Set | Parameter | Odd Register | Even Register |
|-------------|--------------|---------------------------------------|--|
| Formula | V_Active_End | (odd_active-1) | (even_active-1) |
| | V_Total | (odd_active + odd_fp + even_bp - 1) | (even_active + even_fp + odd_bp - 1) |
| | V_Sync_Start | (odd_active + odd_fp - 1) | (even_active + even_fp - 1) |
| | V_Sync_End | (odd_active + odd_fp + odd_vsync - 1) | (even_active + even_fp + even_vsync - 1) |
| 525 | V_Active_End | F1 | F0 |
| | V_Total | 106 | 105 |
| | V_Sync_Start | F5 | F5 |
| | V_Sync_End | F6 | F6 |
| 625 | V_Active_End | 11F | 11F |
| | V_Total | 138 | 137 |
| | V_Sync_Start | 121 | 121 |
| | V_Sync_End | 122 | 122 |
| 720i | V_Active_End | 167 | 167 |
| | V_Total | 177 | 177 |
| | V_Sync_Start | 16A | 169 |
| | V_Sync_End | 16B | 16A |
| 1080i | V_Active_End | 21B | 21B |
| | V_Total | 232 | 231 |
| | V_Sync_Start | 21E | 21D |
| | V_Sync_End | 21F | 21E |
| 1080i 50 Hz | V_Active_End | 21B | 21B |
| | V_Total | 270 | 270 |
| | V_Sync_Start | 220 | 220 |
| | V_Sync_End | 221 | 221 |

6.6 Display Controller Register Descriptions

This section provides information on the registers associated with the Display Controller (DC) (i.e., GUI and VGA blocks), including the Standard GeodeLink™ Device (GLD) MSRs and the Display Controller Specific MSRs (accessed via the RDMSR and WRMSR instructions). Table 6-45 through Table 6-50 are register summary tables that

include reset values and page references where the bit descriptions are provided.

Note: The MSR address is derived from the perspective of the CPU Core. See Section 4.1 "MSR Set" on page 45 for more details on MSR addressing.

Table 6-45. Standard GeodeLink™ Device MSRs Summary

| MSR Address | Type | Register Name | Reset Value | Reference |
|-------------|------|---|--------------------|-----------|
| 80002000h | RO | GLD Capabilities MSR (GLD_MSR_CAP) | 00000000_0003E4xxh | Page 305 |
| 80002001h | R/W | GLD Master Configuration MSR (GLD_MSR_CONFIG) | 00000000_00000000h | Page 305 |
| 80002002h | R/W | GLIU0 Device SMI MSR (GLD_MSR_SMI) | 00000000_00000000h | Page 306 |
| 80002003h | R/W | GLD Error MSR (GLD_MSR_ERROR) | 00000000_00000000h | Page 308 |
| 80002004h | R/W | GLD Power Management MSR (GLD_MSR_PM) | 00000000_00000015h | Page 310 |
| 80002005h | R/W | GLIU0 Device Diagnostic MSR (GLD_MSR_DIAG) | 00000000_00000000h | Page 310 |

Table 6-46. DC Specific MSRs Summary

| MSR Address | Type | Register Name | Reset Value | Reference |
|-------------|------|-------------------------------------|--------------------|-----------|
| 80000012h | R/W | DC RAM Control MSR (DC_RAM_CTL_MSR) | 00000000_02020202h | Page 311 |

Table 6-47. DC Configuration Control Register Summary

| DC Memory Offset | Type | Register Name | Reset Value | Reference |
|---|------|---|-------------|-----------|
| Configuration and Status Registers | | | | |
| 000h | R/W | DC Unlock (DC_UNLOCK) | 00000000h | Page 312 |
| 004h | R/W | DC General Configuration (DC_GENERAL_CFG) | 00000000h | Page 314 |
| 008h | R/W | DC Display Configuration (DC_DISPLAY_CFG) | 00000000h | Page 317 |
| 00Ch | R/W | DC Arbitration Configuration (DC_ARB_CFG) | 00000000h | Page 319 |
| Memory Organization Registers | | | | |
| 010h | R/W | DC Frame Buffer Start Address (DC_FB_ST_OFFSET) | xxxxxxxh | Page 321 |
| 014h | R/W | DC Compression Buffer Start Address (DC_CB_ST_OFFSET) | xxxxxxxh | Page 322 |
| 018h | R/W | DC Cursor Buffer Start Address (DC_CURS_ST_OFFSET) | xxxxxxxh | Page 322 |

Table 6-47. DC Configuration Control Register Summary (Continued)

| DC Memory Offset | Type | Register Name | Reset Value | Reference |
|---|------|---|-------------|-----------|
| 020h | R/W | DC Video Y Buffer Start Address Offset (DC_VID_Y_ST_OFFSET) | xxxxxxxxh | Page 323 |
| 024h | R/W | DC Video U Buffer Start Address Offset (DC_VID_U_ST_OFFSET) | xxxxxxxxh | Page 323 |
| 028h | R/W | DC Video V Buffer Start Address Offset (DC_VID_V_ST_OFFSET) | xxxxxxxxh | Page 324 |
| 02Ch | R/W | DC Dirty/Valid Region Top (DC_DV_TOP) | 00000000h | Page 324 |
| 030h | R/W | DC Line Size (DC_LINE_SIZE) | xxxxxxxxh | Page 325 |
| 034h | R/W | DC Graphics Pitch (DC_GFX_PITCH) | xxxxxxxxh | Page 326 |
| 038h | R/W | DC Video YUV Pitch (DC_VID_YUV_PITCH) | xxxxxxxxh | Page 326 |
| Timing Registers | | | | |
| 040h | R/W | DC Horizontal and Total Timing (DC_H_ACTIVE_TIMING) | xxxxxxxxh | Page 328 |
| 044h | R/W | DC CRT Horizontal Blanking Timing (DC_H_BLANK_TIMING) | xxxxxxxxh | Page 329 |
| 048h | R/W | DC CRT Horizontal Sync Timing (DC_H_SYNC_TIMING) | xxxxxxxxh | Page 329 |
| 050h | R/W | DC Vertical and Total Timing (DC_V_ACTIVE_TIMING) | xxxxxxxxh | Page 330 |
| 054h | R/W | DC CRT Vertical Blank Timing (DC_V_BLANK_TIMING) | xxxxxxxxh | Page 331 |
| 058h | R/W | DC CRT Vertical Sync Timing (DC_V_SYNC_TIMING) | xxxxxxxxh | Page 331 |
| 05Ch | R/W | DC Frame Buffer Active Region Register (DC_FB_ACTIVE) | xxxxxxxxh | Page 332 |
| Cursor Position and Count Status Registers | | | | |
| 060h | R/W | DC Cursor X Position (DC_CURSOR_X) | xxxxxxxxh | Page 332 |
| 064h | R/W | DC Cursor Y Position (DC_CURSOR_Y) | xxxxxxxxh | Page 333 |
| 06Ch | RO | DC Line Count/Status (DC_LINE_CNT/STATUS) | xxxxxxxxh | Page 333 |
| Palette Access and FIFO Diagnostic Registers | | | | |
| 070h | R/W | DC Palette Address (DC_PAL_ADDRESS) | xxxxxxxxh | Page 335 |
| 074h | R/W | DC Palette Data (DC_PAL_DATA) | xxxxxxxxh | Page 336 |
| 078h | R/W | DC Display FIFO Diagnostic (DC_DFIFO_DIAG) | xxxxxxxxh | Page 336 |
| 07Ch | R/W | DC Compression FIFO Diagnostic (DC_CFIFO_DIAG) | xxxxxxxxh | Page 337 |
| Video Downscaling Registers | | | | |
| 080h | R/W | DC Video Downscaling Delta (DC_VID_DS_DELTA) | 00000000h | Page 338 |
| GLIU0 Control Registers | | | | |
| 084h | R/W | DC GLIU0 Memory Offset (DC_GLIU0_MEM_OFFSET) | 00000000h | Page 339 |
| 088h | R/W | DC Dirty/Valid RAM Control (DC_DV_CTL) | 00000000h | Page 339 |

Table 6-47. DC Configuration Control Register Summary (Continued)

| DC Memory Offset | Type | Register Name | Reset Value | Reference |
|---|------|--|-------------|-----------|
| 08Ch | R/W | DC Dirty/Valid RAM Access (DC_DV_ACCESS) | 0000000xh | Page 340 |
| Graphics Scaling Control Registers | | | | |
| 090h | R/W | DC Graphics Filter Scale (DC_GFX_SCALE) | 40004000h | Page 341 |
| 094h | R/W | DC IRQ/Filter Control (DC_IRQ_FILTER_CTL) | 00000000h | Page 342 |
| 098h | R/W | DC Filter Coefficient Data Register 1 (DC_FILTER_COEFF1) | xxxxxxxh | Page 343 |
| 09Ch | R/W | DC Filter Coefficient Data Register 2 (DC_FILTER_COEFF2) | xxxxxxxh | Page 344 |
| VBI Control Registers | | | | |
| 0A0h | R/W | DC VBI Even Control (DC_VBI_EVEN_CTL) | xxxxxxxh | Page 344 |
| 0A4h | R/W | DC VBI Odd Control (DC_VBI_ODD_CTL) | xxxxxxxh | Page 345 |
| 0A8h | R/W | DC VBI Horizontal Control (DC_VBI_HOR) | xxxxxxxh | Page 345 |
| 0ACh | R/W | DC VBI Odd Line Enable (DC_VBI_LN_ODD) | xxxxxxxh | Page 346 |
| 0B0h | R/W | DC VBI Even Line Enable (DC_VBI_LN_EVEN) | xxxxxxxh | Page 346 |
| 0B4h | R/W | DC VBI Pitch and Size (DC_VBI_PITCH) | xxxxxxxh | Page 347 |
| Color Key Control Registers | | | | |
| 0B8h | R/W | DC Color Key (DC_CLR_KEY) | 00000000h | Page 347 |
| 0BCh | R/W | DC Color Key Mask (DC_CLR_KEY_MASK) | 00xxxxxh | Page 348 |
| 0C0h | R/W | DC Color Key Horizontal Position (DC_CLR_KEY_X) | 00000000h | Page 348 |
| 0C4h | R/W | DC Color Key Vertical Position (DC_CLR_KEY_Y) | 00000000h | Page 348 |
| Interrupt and GenLock Registers | | | | |
| 0C8h | R/W | DC Interrupt (DC_IRQ) | 00000003h | Page 349 |
| 0D4h | R/W | DC GenLock Control (DC_GENLK_CTL) | xxxxxxxh | Page 350 |
| Even Field Video Address Registers | | | | |
| 0D8h | R/W | DC Even Field Video Y Start Address Offset (DC_VID_EVEN_Y_ST_OFFSET) | xxxxxxxh | Page 351 |
| 0DCh | R/W | DC Even Field Video U Start Address Offset (DC_VID_EVEN_U_ST_OFFSET) | xxxxxxxh | Page 352 |
| 0E0h | R/W | DC Even Field Video V Start Address Offset (DC_VID_EVEN_V_ST_OFFSET) | xxxxxxxh | Page 352 |
| Even Field Vertical Timing Registers | | | | |
| 0E4h | R/W | DC Vertical and Total Timing for Even Fields (DC_V_ACTIVE_EVEN_TIMING) | xxxxxxxh | Page 353 |
| 0E8h | R/W | DC CRT Vertical Blank Timing for Even Fields (DC_V_BLANK_EVEN_TIMING) | xxxxxxxh | Page 354 |
| 0ECh | R/W | DC CRT Vertical Sync Timing for Even Fields (DC_V_SYNC_EVEN_TIMING) | xxxxxxxh | Page 354 |

Table 6-48. VGA Block Configuration Register Summary

| DC Memory Offset | Type | Register Name | Reset Value | Reference |
|------------------|------|--------------------------------|-------------|-----------|
| 100h | R/W | VGA Configuration (VGA_CONFIG) | 00000000h | Page 355 |
| 104h | RO | VGA Status (VGA_STATUS) | 00000000h | Page 355 |

Table 6-49. VGA Block Standard Register Summary

| I/O Read Address | I/O Write Address | Register Name/Group | Reset Value | Reference |
|-----------------------|---------------------------|---------------------------------|-------------|-----------|
| 3CCh | 3C2h (W) | VGA Miscellaneous Output | 02h | Page 356 |
| 3C2h | -- | VGA Input Status Register 0 | 00h | Page 357 |
| 3BAh or 3DAh (Note 1) | -- | VGA Input Status Register 1 | 01h | Page 357 |
| 3CAh | 3BAh or 3DAh (Note 1) | VGA Feature Control | xxh | Page 357 |
| 3C4h | | VGA Sequencer Index | 0xh | Page 358 |
| 3C5h | | VGA Sequencer Data | xxh | Page 358 |
| 3B4h or 3D4h (Note 1) | | CRTC Index | 00h | Page 362 |
| 3B5h or 3D5h (Note 1) | | CRTC Data | 00h | Page 363 |
| 3CEh | | VGA Graphics Controller Index | xxh | Page 373 |
| 3CFh | | VGA Graphics Controller Data | xxh | Page 374 |
| 3C0h | | Attribute Controller Index/Data | xxh | Page 379 |
| 3C1h (R) | 3C0h (W) | | | |
| 3C8h | 3C7h (Palette Read Mode) | Video DAC Palette Address | 00h | Page 382 |
| | 3C8h (Palette Write Mode) | | | |
| 3C7h-- | | Video DAC State | 00h | Page 383 |
| 3C9h | | Video DAC Palette Data | 00h | Page 383 |
| 3C6h | | Video DAC Palette Mask | 00h | Page 384 |

Note 1. The I/O addresses are determined by bit 0 of the Miscellaneous Output Register. See the description of this register in Section 6.6.17.1 on page 356 for more information.

Table 6-50. VGA Block Extended Register Summary

| VGA CRTC Index | Type | Register Name | Reset Value | Reference |
|----------------|------|----------------------|-------------|-----------|
| 0030h | R/W | ExtendedRegisterLock | FFh | Page 385 |
| 043h | R/W | ExtendedModeControl | 00h | Page 385 |
| 044h | R/W | ExtendedStartAddress | 00h | Page 385 |
| 047h | R/W | WriteMemoryAperture | 00h | Page 386 |
| 048h | R/W | ReadMemoryAperture | 00h | Page 386 |
| 060h | R/W | BlinkCounterCtl | 00h | Page 386 |
| 061h | RO | BlinkCounter | 00h | Page 387 |
| 070h | R/W | VGALatchSavRes | 00h | Page 387 |
| 071h | R/W | DACIFSavRes | 00h | Page 387 |

6.6.1 Standard GeodeLink™ Device (GLD) Registers (MSRs)

6.6.1.1 GLD Capabilities MSR (GLD_MSR_CAP)

MSR Address 80002000h
 Type RO
 Reset Value 00000000_0003E4xxh

GLD_MSR_CAP Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | DEV_ID | | | | | | | | | | | | | | | | REV_ID | | | | | | | |

GLD_MSR_CAP Bit Descriptions

| Bit | Name | Description |
|-------|--------|--|
| 63:24 | RSVD | Reserved. Set to 0. |
| 23:8 | DEV_ID | Device ID. Identifies device (03E4h). |
| 7:0 | REV_ID | Revision ID. Identifies device revision. See <i>AMD Geode™ LX Processors Specification Update</i> document for value. |

6.6.1.2 GLD Master Configuration MSR (GLD_MSR_CONFIG)

MSR Address 80002001h
 Type R/W
 Reset Value 00000000_00000000h

GLD_MSR_CONFIG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|------|------|----|------|-----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | PRI1 | | RSVD | PRI0 | | RSVD | PID | | | | |

GLD_MSR_CONFIG Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 63:11 | RSVD | Reserved. Set to 0. |
| 10:8 | PRI1 | Secondary Priority Level. This value is the priority level the DC uses when performing high priority GLIU0 accesses. This is the case when the FIFOs are nearly empty. |
| 7 | RSVD | Reserved. Set to 0. |
| 6:4 | PRI0 | Primary Priority Level. This value is the priority level the DC uses for most accesses (i.e., when the display FIFO is not in danger of being emptied). |
| 3 | RSVD | Reserved. Set to 0. |
| 2:0 | PID | Priority ID. This value is the Priority ID (PID) value used when the DC initiates GLIU0 transactions. |

6.6.1.3 GLIU0 Device SMI MSR (GLD_MSR_SMI)

MSR Address 80002002h
 Type R/W
 Reset Value 00000000_00000000h

GLD_MSR_SMI Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|---------------------|------|----|----|----|----|----|----|----|----|----|----|----|-----------|-------------|------------|------------|------------|------------|------------|------------|------------|------------|-------------|------------|------------|----------|----------|-----------|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | VGA_RES_CHANGE_SMI | RSVD | | | | | | | | | | | | ISR1R_SMI | MISCIOR_SMI | DACIOR_SMI | DACIOW_SMI | ATRIOR_SMI | ATRIOW_SMI | GFXIOR_SMI | GFXIOW_SMI | SEQIOR_SMI | SEQIOW_SMI | CRTCIOR_SMI | CRTCIO_SMI | VGA_BL_SMI | ISRO_SMI | MISC_SMI | VG_BL_SMI |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | VGA_RES_CHANGE_MASK | RSVD | | | | | | | | | | | | ISR1R_MSK | MISCIOR_MSK | DACIOR_MSK | DACIOW_MSK | ATRIOR_MSK | ATRIOW_MSK | GFXIOR_MSK | GFXIOW_MSK | SEQIOR_MSK | SEQIOW_MSK | CRTCIOR_MSK | CRTCIO_MSK | VGA_BL_MSK | ISRO_MSK | MISC_MSK | VG_BL_MSK |

GLD_MSR_SMI Bit Descriptions

| Bit | Name | Description |
|-------|--------------------|---|
| 63:61 | RSVD | Reserved. Set to 0. |
| 60 | VGA_RES_CHANGE_SMI | VGA Resolution Change SMI. Reading a 1 indicates that the VGA's output image size has changed while scaling is enabled. The handler for this SMI should update the horizontal and/or vertical scale factor(s) accordingly. |
| 59:49 | RSVD | Reserved. Set to 0. |
| 48 | ISR1R_SMI | Input Status Register 1 Read SMI. Reading a 1 indicates that the VGA Input Status Register 1 has been read; writing this bit to 1 clears it. |
| 47 | MISCIOR_SMI | Miscellaneous Output Register Read SMI. Reading a 1 indicates that the VGA Miscellaneous Output Register has been read; writing this bit to 1 clears it. |
| 46 | DACIOR_SMI | Video DAC Register Read SMI. Reading a 1 indicates that one or more of the VGA's Video DAC registers has been read; writing a 1 to this bit clears it. |
| 45 | DACIOW_SMI | Video DAC Register Write SMI. Reading a 1 indicates that one or more of the VGA's Video DAC registers has been written; writing a 1 to this bit clears it. |
| 44 | ATRIOR_SMI | Attribute Register Read SMI. Reading a 1 indicates that one or more of the VGA's Attribute registers has been read; writing a 1 to this bit clears it. |
| 43 | ATRIOW_SMI | Attribute Register Write SMI. Reading a 1 indicates that one or more of the VGA's Attribute registers has been written; writing a 1 to this bit clears it. |
| 42 | GFXIOR_SMI | Graphics Controller Register Read SMI. Reading a 1 indicates that one or more of the VGA's Graphics Controller registers has been read; writing a 1 to this bit clears it. |
| 41 | GFXIOW_SMI | Graphics Controller Register Write SMI. Reading a 1 indicates that one or more of the VGA's Graphics Controller registers has been written; writing a 1 to this bit clears it. |

GLD_MSR_SMI Bit Descriptions (Continued)

| Bit | Name | Description |
|-------|---------------------|---|
| 40 | SEQIOR_SMI | Sequencer Register Read SMI. Reading a 1 indicates that one or more of the VGA's Sequencer registers has been read; writing a 1 to this bit clears it. |
| 39 | SEQIOW_SMI | Sequencer Register Write SMI. Reading a 1 indicates that one or more of the VGA's Sequencer registers has been written; writing a 1 to this bit clears it. |
| 38 | CRTCIOR_SMI | CRTC Register Read SMI. Reading a 1 indicates that one or more of the VGA's CRTC registers has been read; writing a 1 to this bit clears it. |
| 37 | CRTCIO_SMI | CRTC Register Write SMI. Reading a 1 indicates that one or more of the VGA's CRTC registers has been written; writing a 1 to this bit clears it. |
| 36 | CRTCIO_SMI | CRTC Invalid Register I/O SMI. Reading a 1 indicates that this SMI has been generated; writing a 1 to this bit clears it; writing 0 has no effect. |
| 35 | VGA_BL_SMI | VGA Vertical Blank SMI. Reading a 1 indicates that the ASMI corresponding to VGA Vertical Blank has been triggered. Writing a 1 to this bit clears it (and deactivates the ASMI signal); writing a 0 to this bit has no effect. |
| 34 | ISR0_SMI | Input Status Register 0 SMI. Reading a 1 indicates that a synchronous SMI was generated because of a read to VGA Input Status Register 0. Writing a 1 to this bit clears it; writing a 0 has no effect. |
| 33 | MISC_SMI | Miscellaneous Output Register SMI. Reading a 1 indicates that a synchronous SMI was generated due to a write to the Miscellaneous Output Register. Writing a 1 to this bit clears it; writing a 0 has no effect. |
| 32 | VG_BL_SMI | DC Vertical Blank SMI. Reading a 1 indicates that the ASMI corresponding to DC Vertical Blank has been triggered. Writing a 1 to this bit clears it (and deactivates the ASMI signal); writing a 0 has no effect. |
| 31:29 | RSVD | Reserved. Set to 0. |
| 28 | VGA_RES_CHANGE_MASK | VGA Resolution Change SMI Mask. When set to 1, disables generation of an asynchronous SMI when all of the following conditions occur at once: <ul style="list-style-type: none"> - The VGA timing engine is enabled. - Scaling is enabled. - The horizontal or vertical resolution of the image produced by the VGA timing engine changes. |
| 27:17 | RSVD | Reserved. Set to 0. |
| 16 | ISR1R_MSK | Input Status Register 1 Read SMI Mask. When set to 1, disables generation of the SMI that indicates that VGA Input Status Register 1 has been read. |
| 15 | MSICIOR_MSK | Miscellaneous Output Register Read SMI. When set to 1, disables generation of the SMI that indicates that the VGA Miscellaneous Output Register has been read. |
| 14 | DACIOR_MSK | Video DAC Register Read SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Video DAC registers has been read. |
| 13 | DACIOW_MSK | Video DAC Register Write SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Video DAC registers has been written. |
| 12 | ATRIOR_MSK | Attribute Register Read SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Attribute registers has been read. |
| 11 | ATRIOW_MSK | Attribute Register Write SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Attribute registers has been written. |
| 10 | GFXIOR_MSK | Graphics Controller Register Read SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Graphics Controller registers has been read. |

GLD_MSR_SMI Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|-------------|--|
| 9 | GFXIOW_MSK | Graphics Controller Register Write SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Graphics Controller registers has been written. |
| 8 | SEQIOR_MSK | Sequencer Register Read SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Sequencer registers has been read. |
| 7 | SEQIOW_MSK | Sequencer Register Write SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's Sequencer registers has been written. |
| 6 | CRTCIOR_MSK | CRTC Register Read SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's CRTC registers has been read; writing a 1 to this bit clears it. |
| 5 | CRTCLOW_MSK | CRTC Register Write SMI. When set to 1, disables generation of the SMI that indicates that one or more of the VGA's CRTC registers has been written. |
| 4 | CRTCIO_MSK | CRTC Invalid Register I/O SMI Mask. When set to 1, disables generation of a synchronous SMI when a non-implemented VGA CRT Controller Register is read or written. |
| 3 | VGA_BL_MSK | VGA Vertical Blank SMI Mask. When set to 1, disables generation of the VGA Vertical Blank SMI. |
| 2 | ISRO_MSK | Input Status Register 0 SMI Mask. When set to 1, disables generation of the VGA Input Status Register SMI. |
| 1 | MISC_MSK | Miscellaneous Output Register SMI Mask. When set to 1, disables generation of the Miscellaneous Output Register synchronous SMI. |
| 0 | VG_BL_MSK | DC Vertical Blank SMI Mask. When set to 1, disables the DC Vertical Blank SMI when set to 1. |

6.6.1.4 GLD Error MSR (GLD_MSR_ERROR)

MSR Address 80002003h
 Type R/W
 Reset Value 00000000_00000000h

GLD_MSR_ERROR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------------|--------------|----------------|--------------|---------------|---------------|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | CWD_CHECK_ERR | SYNCBUF_ERR | DFIFO_ERR | SMI_ERR | ADDR_ERR | TYPE_ERR |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | CWD_CHECK_MASK | SYNCBUF_MASK | DFIFO_ERR_MASK | SMI_ERR_MASK | ADDR_ERR_MASK | TYPE_ERR_MASK |

GLD_MSR_ERROR Bit Descriptions

| Bit | Name | Description |
|-------|----------------|---|
| 63:38 | RSVD | Reserved. Set to 0. |
| 37 | CWD_CHECK_ERR | Control Word Check Error. Reading a 1 indicates that an invalid control word was read from the Display FIFO, which is indicative of a FIFO underrun. Writing a 1 to this bit clears it. |
| 36 | SYNCFIFO_ERR | Synchronizer Buffer Error. Reading a 1 indicates that the display pipe attempted to read the synchronizer buffer while it was invalid. This is indicative of a synchronizer buffer underrun. Writing a 1 to this bit clears it. |
| 35 | DFIFO_ERR | Display FIFO Underrun Error. Reading a 1 indicates that the asynchronous error signal is being driven because the display FIFO has “run dry”. This implies that at least one frame of the display was corrupted. Writing a 1 to this bit clears it; writing a 0 has no effect. |
| 34 | SMI_ERR | Uncleared SMI Error. Reading a 1 indicates that the asynchronous error signal is being driven because a second SMI occurred while the first SMI went unserved. |
| 33 | ADDR_ERR | Unexpected Address Error. Reading a 1 indicates that the exception flag was set because the DC received a GLIU0 transaction request. |
| 32 | TYPE_ERR | Unexpected Type Error. Reading a 1 indicates that an asynchronous error has occurred because the DC received a GLIU0 transaction with an undefined or unexpected type. |
| 31:6 | RSVD | Reserved. Set to 0. |
| 5 | CWD_CHECK_MSK | Control Word Check Error Mask. When set to 1, disables generation of the asynchronous error signal when an invalid control word is read from the data FIFO. |
| 4 | SYNCFIFO_MSK | Synchronizer Buffer Error Mask. When set to 1, disables generation of the asynchronous error signal when invalid data is read from the synchronizer buffer. |
| 3 | DFIFO_ERR_MASK | Display FIFO Underrun Error Mask. When set to 1, disables generation of the asynchronous error signal when at least one frame of the display was corrupted. |
| 2 | SMI_ERR_MASK | Uncleared SMI Error Mask. When set to 1, disables generation of the asynchronous error signal when a second SMI occurred while the first SMI went unserved. |
| 1 | ADDR_ERR_MASK | Unexpected Address Error Mask. When set to 1, disables generation of an exception flag when the DC receives a GLIU0 request. |
| 0 | TYPE_ERR_MASK | Unexpected Type Error Mask. When set to 1, disables generation of the asynchronous error signal when the DC received a GLIU0 transaction with an undefined or unexpected type. |

6.6.1.5 GLD Power Management MSR (GLD_MSR_PM)

MSR Address 80002004h
 Type R/W
 Reset Value 00000000_00000015h

GLD_MSR_PM Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------------|----|----|------------|----|-------------|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | VGA_GLCLK_PMODE | | | DCLK_PMODE | | GLCLK_PMODE | | |

GLD_MSR_PM Bit Descriptions

| Bit | Name | Description |
|------|-----------------|--|
| 63:6 | RSVD | Reserved. Set to 0. |
| 5:4 | VGA_GLCLK_PMODE | VGA GLIU0 Clock Power Management Mode. This field controls the internal clock gating for the GLIU0 clock to the VGA module. 00: Clock is not gated. 01: Enable active hardware clock gating. Hardware automatically determines when it is idle, and internally disables the GLIU0 clock whenever possible. 10: Reserved. 11: Reserved. |
| 3:2 | DCLK_PMODE | Dot Clock Power Management Mode. This field controls the internal clock gating for the Dot clock to all logic other than the VGA unit. 00: Clock is not gated. 01: Enable active hardware clock gating. Hardware automatically determines when it is idle, and internally disables the Dot clock whenever possible. 10: Reserved. 11: Reserved. |
| 1:0 | G:CLK_PMODE | GLIU0 Clock Power Management Mode. This field controls the internal clock gating for the GLIU0 Clock to all logic other than the VGA unit. 00: Clock is not gated. 01: Enable active hardware clock gating. Hardware automatically determines when it is idle, and internally disables the GLIU0 clock whenever possible. 10: Reserved. 11: Reserved. |

6.6.1.6 GLIU0 Device Diagnostic MSR (GLD_MSR_DIAG)

MSR Address 80002005h
 Type R/W
 Reset Value 00000000_00000000h

This register is reserved for internal use by AMD and should not be written to.

6.6.2 Display Controller Specific MSRs

6.6.2.1 SPARE MSR

MSR Address 80000011h
 Type R/W
 Reset Value 00000000_00000000h

SPARE_MSR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------------------|------|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | DISABLE_VFIFO_WM | RSVD | | | | | | | |

SPARE_MSR Bit Descriptions

| Bit | Name | Description |
|------|------------------|--|
| 63:7 | RSVD | Reserved. |
| 6 | DISABLE_VFIFO_WM | Disable Video FIFO Watermarks. When set, the video watermarks in DC_ARB_CFG[19:12] have no effect. |
| 5:0 | RSVD | Reserved. |

6.6.2.2 DC RAM Control MSR (DC_RAM_CTL_MSR)

MSR Address 80000012h
 Type R/W
 Reset Value 00000000_02020202h

DC_RAM_CTL_MSR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|------|----|----|----|----|----|------------|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | CFIFO_CTL | RSVD | | | | | | DV_RAM_CTL | | | | |

DC_RAM_CTL_MSR Bit Descriptions

| Bit | Name | Description |
|-------|------------|--------------------------|
| 63:11 | RSVD | Reserved. |
| 10:8 | CFIFO_CTL | CFIFO RAM Delay Control. |
| 7:3 | RSVD | Reserved. |
| 2:0 | DV_RAM_CTL | DV RAM Delay Control. |

6.6.3 Configuration and Status Registers

All DC registers are DWORD accessible only.

6.6.3.1 DC Unlock (DC_UNLOCK)

DC Memory Offset 000h

Type R/W

Reset Value 00000000h

This register is provided to lock the most critical memory-mapped DC registers to prevent unwanted modification (write operations). Read operations are always allowed.

DC_UNLOCK Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | DC_UNLOCK | | | | | | | | | | | | | | | |

DC_UNLOCK Bit Descriptions

| Bit | Name | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------------|-------------------------|--|----------------|-------------------------|----------------|-------------------------|------------|-------------------------|-----------------|-------------------------|-----------------|-------------------------|-------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------------|-------------------------|--------------|-------------------------|--------------|-------------------------|------------------|-------------------------|--------------------|-------------------------|-------------------|-------------------------|------------------|-------------------------|--------------------|-------------------------|-------------------|-------------------------|------------------|-------------------------|---------------|-------------------------|---------------|-------------------------|-----------------|-------------------------|---------------------|-------------------------|-----------|-------------------------|--------------|-------------------------|-----------------|-------------------------|----------------|-------------------------|----------------|-------------------------|-----------------|-------------------------|----------------|-------------------------|----------------|-------------------------|---------------|-------------------------|----------------|-------------------------|--------------|-------------------------|------------|-------------------------|-----------------|-------------------------|--------------|-------------------------|--------------|-------------------------|--------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|------------------------|-------------------------|-----------------------|-------------------------|
| 31:16 | RSVD | Reserved. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 15:0 | DC_UNLOCK | <p>Unlock Code. This register must be written with the value 4758h in order to write to the protected registers. The following registers are protected by the locking mechanism:</p> <table> <tbody> <tr><td>DC_GENERAL_CFG</td><td>(DC Memory Offset 004h)</td></tr> <tr><td>DC_DISPLAY_CFG</td><td>(DC Memory Offset 008h)</td></tr> <tr><td>DC_ARB_CFG</td><td>(DC Memory Offset 00Ch)</td></tr> <tr><td>DC_FB_ST_OFFSET</td><td>(DC Memory Offset 010h)</td></tr> <tr><td>DC_CB_ST_OFFSET</td><td>(DC Memory Offset 014h)</td></tr> <tr><td>DC_CURS_ST_OFFSET</td><td>(DC Memory Offset 018h)</td></tr> <tr><td>DC_VID_Y_ST_OFFSET</td><td>(DC Memory Offset 020h)</td></tr> <tr><td>DC_VID_U_ST_OFFSET</td><td>(DC Memory Offset 024h)</td></tr> <tr><td>DC_VID_V_ST_OFFSET</td><td>(DC Memory Offset 028h)</td></tr> <tr><td>DC_LINE_SIZE</td><td>(DC Memory Offset 030h)</td></tr> <tr><td>DC_GFX_PITCH</td><td>(DC Memory Offset 034h)</td></tr> <tr><td>DC_VID_YUV_PITCH</td><td>(DC Memory Offset 038h)</td></tr> <tr><td>DC_H_ACTIVE_TIMING</td><td>(DC Memory Offset 040h)</td></tr> <tr><td>DC_H_BLANK_TIMING</td><td>(DC Memory Offset 044h)</td></tr> <tr><td>DC_H_SYNC_TIMING</td><td>(DC Memory Offset 048h)</td></tr> <tr><td>DC_V_ACTIVE_TIMING</td><td>(DC Memory Offset 050h)</td></tr> <tr><td>DC_V_BLANK_TIMING</td><td>(DC Memory Offset 054h)</td></tr> <tr><td>DC_V_SYNC_TIMING</td><td>(DC Memory Offset 058h)</td></tr> <tr><td>DC_DFIFO_DIAG</td><td>(DC Memory Offset 078h)</td></tr> <tr><td>DC_CFIFO_DIAG</td><td>(DC Memory Offset 07Ch)</td></tr> <tr><td>DC_VID_DS_DELTA</td><td>(DC Memory Offset 080h)</td></tr> <tr><td>DC_GLIU0_MEM_OFFSET</td><td>(DC Memory Offset 084h)</td></tr> <tr><td>DC_DV_CTL</td><td>(DC Memory Offset 088h)</td></tr> <tr><td>DC_GFX_SCALE</td><td>(DC Memory Offset 090h)</td></tr> <tr><td>DC_IRQ_FILT_CTL</td><td>(DC Memory Offset 094h)</td></tr> <tr><td>DC_FILT_COEFF1</td><td>(DC Memory Offset 098h)</td></tr> <tr><td>DC_FILT_COEFF2</td><td>(DC Memory Offset 09Ch)</td></tr> <tr><td>DC_VBI_EVEN_CTL</td><td>(DC Memory Offset 0A0h)</td></tr> <tr><td>DC_VBI_ODD_CTL</td><td>(DC Memory Offset 0A4h)</td></tr> <tr><td>DC_VBI_HOR_CTL</td><td>(DC Memory Offset 0A8h)</td></tr> <tr><td>DC_VBI_LN_ODD</td><td>(DC Memory Offset 0ACh)</td></tr> <tr><td>DC_VBI_LN_EVEN</td><td>(DC Memory Offset 0B0h)</td></tr> <tr><td>DC_VBI_PITCH</td><td>(DC Memory Offset 0B4h)</td></tr> <tr><td>DC_CLR_KEY</td><td>(DC Memory Offset 0B8h)</td></tr> <tr><td>DC_CLR_KEY_MASK</td><td>(DC Memory Offset 0BCh)</td></tr> <tr><td>DC_CLR_KEY_X</td><td>(DC Memory Offset 0C0h)</td></tr> <tr><td>DC_CLR_KEY_Y</td><td>(DC Memory Offset 0C4h)</td></tr> <tr><td>DC_GENLK_CTL</td><td>(DC Memory Offset 0D4h)</td></tr> <tr><td>DC_VID_EVEN_Y_ST_OFFSET</td><td>(DC Memory Offset 0D8h)</td></tr> <tr><td>DC_VID_EVEN_U_ST_OFFSET</td><td>(DC Memory Offset 0DCh)</td></tr> <tr><td>DC_VID_EVEN_V_ST_OFFSET</td><td>(DC Memory Offset 0E0h)</td></tr> <tr><td>DC_V_ACTIVE_EVEN_TIMING</td><td>(DC Memory Offset 0E4h)</td></tr> <tr><td>DC_V_BLANK_EVEN_TIMING</td><td>(DC Memory Offset 0E8h)</td></tr> <tr><td>DC_V_SYNC_EVEN_TIMING</td><td>(DC Memory Offset 0ECh)</td></tr> </tbody> </table> | DC_GENERAL_CFG | (DC Memory Offset 004h) | DC_DISPLAY_CFG | (DC Memory Offset 008h) | DC_ARB_CFG | (DC Memory Offset 00Ch) | DC_FB_ST_OFFSET | (DC Memory Offset 010h) | DC_CB_ST_OFFSET | (DC Memory Offset 014h) | DC_CURS_ST_OFFSET | (DC Memory Offset 018h) | DC_VID_Y_ST_OFFSET | (DC Memory Offset 020h) | DC_VID_U_ST_OFFSET | (DC Memory Offset 024h) | DC_VID_V_ST_OFFSET | (DC Memory Offset 028h) | DC_LINE_SIZE | (DC Memory Offset 030h) | DC_GFX_PITCH | (DC Memory Offset 034h) | DC_VID_YUV_PITCH | (DC Memory Offset 038h) | DC_H_ACTIVE_TIMING | (DC Memory Offset 040h) | DC_H_BLANK_TIMING | (DC Memory Offset 044h) | DC_H_SYNC_TIMING | (DC Memory Offset 048h) | DC_V_ACTIVE_TIMING | (DC Memory Offset 050h) | DC_V_BLANK_TIMING | (DC Memory Offset 054h) | DC_V_SYNC_TIMING | (DC Memory Offset 058h) | DC_DFIFO_DIAG | (DC Memory Offset 078h) | DC_CFIFO_DIAG | (DC Memory Offset 07Ch) | DC_VID_DS_DELTA | (DC Memory Offset 080h) | DC_GLIU0_MEM_OFFSET | (DC Memory Offset 084h) | DC_DV_CTL | (DC Memory Offset 088h) | DC_GFX_SCALE | (DC Memory Offset 090h) | DC_IRQ_FILT_CTL | (DC Memory Offset 094h) | DC_FILT_COEFF1 | (DC Memory Offset 098h) | DC_FILT_COEFF2 | (DC Memory Offset 09Ch) | DC_VBI_EVEN_CTL | (DC Memory Offset 0A0h) | DC_VBI_ODD_CTL | (DC Memory Offset 0A4h) | DC_VBI_HOR_CTL | (DC Memory Offset 0A8h) | DC_VBI_LN_ODD | (DC Memory Offset 0ACh) | DC_VBI_LN_EVEN | (DC Memory Offset 0B0h) | DC_VBI_PITCH | (DC Memory Offset 0B4h) | DC_CLR_KEY | (DC Memory Offset 0B8h) | DC_CLR_KEY_MASK | (DC Memory Offset 0BCh) | DC_CLR_KEY_X | (DC Memory Offset 0C0h) | DC_CLR_KEY_Y | (DC Memory Offset 0C4h) | DC_GENLK_CTL | (DC Memory Offset 0D4h) | DC_VID_EVEN_Y_ST_OFFSET | (DC Memory Offset 0D8h) | DC_VID_EVEN_U_ST_OFFSET | (DC Memory Offset 0DCh) | DC_VID_EVEN_V_ST_OFFSET | (DC Memory Offset 0E0h) | DC_V_ACTIVE_EVEN_TIMING | (DC Memory Offset 0E4h) | DC_V_BLANK_EVEN_TIMING | (DC Memory Offset 0E8h) | DC_V_SYNC_EVEN_TIMING | (DC Memory Offset 0ECh) |
| DC_GENERAL_CFG | (DC Memory Offset 004h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_DISPLAY_CFG | (DC Memory Offset 008h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_ARB_CFG | (DC Memory Offset 00Ch) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_FB_ST_OFFSET | (DC Memory Offset 010h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CB_ST_OFFSET | (DC Memory Offset 014h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CURS_ST_OFFSET | (DC Memory Offset 018h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_Y_ST_OFFSET | (DC Memory Offset 020h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_U_ST_OFFSET | (DC Memory Offset 024h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_V_ST_OFFSET | (DC Memory Offset 028h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_LINE_SIZE | (DC Memory Offset 030h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_GFX_PITCH | (DC Memory Offset 034h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_YUV_PITCH | (DC Memory Offset 038h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_H_ACTIVE_TIMING | (DC Memory Offset 040h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_H_BLANK_TIMING | (DC Memory Offset 044h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_H_SYNC_TIMING | (DC Memory Offset 048h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_V_ACTIVE_TIMING | (DC Memory Offset 050h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_V_BLANK_TIMING | (DC Memory Offset 054h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_V_SYNC_TIMING | (DC Memory Offset 058h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_DFIFO_DIAG | (DC Memory Offset 078h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CFIFO_DIAG | (DC Memory Offset 07Ch) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_DS_DELTA | (DC Memory Offset 080h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_GLIU0_MEM_OFFSET | (DC Memory Offset 084h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_DV_CTL | (DC Memory Offset 088h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_GFX_SCALE | (DC Memory Offset 090h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_IRQ_FILT_CTL | (DC Memory Offset 094h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_FILT_COEFF1 | (DC Memory Offset 098h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_FILT_COEFF2 | (DC Memory Offset 09Ch) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VBI_EVEN_CTL | (DC Memory Offset 0A0h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VBI_ODD_CTL | (DC Memory Offset 0A4h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VBI_HOR_CTL | (DC Memory Offset 0A8h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VBI_LN_ODD | (DC Memory Offset 0ACh) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VBI_LN_EVEN | (DC Memory Offset 0B0h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VBI_PITCH | (DC Memory Offset 0B4h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CLR_KEY | (DC Memory Offset 0B8h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CLR_KEY_MASK | (DC Memory Offset 0BCh) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CLR_KEY_X | (DC Memory Offset 0C0h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_CLR_KEY_Y | (DC Memory Offset 0C4h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_GENLK_CTL | (DC Memory Offset 0D4h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_EVEN_Y_ST_OFFSET | (DC Memory Offset 0D8h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_EVEN_U_ST_OFFSET | (DC Memory Offset 0DCh) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_VID_EVEN_V_ST_OFFSET | (DC Memory Offset 0E0h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_V_ACTIVE_EVEN_TIMING | (DC Memory Offset 0E4h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_V_BLANK_EVEN_TIMING | (DC Memory Offset 0E8h) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DC_V_SYNC_EVEN_TIMING | (DC Memory Offset 0ECh) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

6.6.3.2 DC General Configuration (DC_GENERAL_CFG)

DC Memory Offset 004h

Type R/W

Reset Value 00000000h

This register contains general control bits for the DC. Unless otherwise noted in the bit descriptions table, settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_GENERAL_CFG Register Map

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|----------|------|------|------|---------|---------|------|------|------|-------|------|------|--------|----|----|----|--------|----|---|---|------|------|------|--------------|------|---------|------|------|
| DEBUG | DBSL | CFRW | DIAG | CRC_MODE | SGFR | SGRE | SIGE | SIG_SEL | FRC8PIX | RSVD | YUVM | VDSE | VGAFT | FDTY | STFM | DFHPEL | | | | DFHPSL | | | | VGAE | DECE | CMPE | FILT_SIG_SEL | VIDE | CLR_CUR | CURE | DFLE |

DC_GENERAL_CFG Bit Descriptions

| Bit | Name | Description |
|-----|----------|--|
| 31 | DEBUG | Debug Mode. Effective immediately. 0: Disable 1: Enable. |
| 30 | DBSL | Debug Select. Effective immediately. 0: FIFO control signals transmitted to debug port. 1: Memory control signals transmitted to debug port. |
| 29 | CFRW | Compressed Line Buffer Read/Write Select. Effective immediately. Only has effect if in DIAG mode (bit 28 = 1). 0: Write address enabled to Compressed Line Buffer (CLB) in diagnostic mode. 1: Read address enabled to CLB in diagnostic mode. |
| 28 | DIAG | RAM Diagnostic Mode. Effective immediately. 0: Normal operation. 1: RAM diagnostic mode. This bit allows testability of the on-chip Display FIFO and CLB via the diagnostic access registers. A low to high transition resets the Display FIFO and Compressed Line Buffer read and write pointers. |
| 27 | CRC_MODE | CRC Mode. Effective immediately. This bit selects the CRC algorithm used to compute the signature. 0: $\text{nxt_crc}[23:0] \leftarrow \{\text{crc}[22:0], (\text{crc}[23], \text{crc}[3], \text{crc}[2])\} \wedge \text{data}[23:0]$. 1: $\text{nxt_crc} = (\text{reset}) ? 32'h01 : (\{\text{crc}[30:0], 1'b0\} \wedge ((\text{crc}[31]) ? 32'h04c11db7 : 0)) \wedge \text{data}$. |
| 26 | SGFR | Signature Free Run. Effective immediately. 0: Capture display signature for one frame. 1: Capture display signature continuously for multiple frames. When this bit is cleared, the signature accumulation stops at the end of the current frame. |
| 25 | SGRE | Signature Read Enable. Effective immediately. 0: Reads to DC_PAL_DATA (DC Memory Offset 074h[23:0]) return palette data. 1: Reads to DC_PAL_DATA (DC Memory Offset 074h[23:0]) return signature data. The palette address register contents are ignored in this case. Note that the automatic palette address increment mechanism will still operate even though the address is ignored. |

DC_GENERAL_CFG Bit Descriptions (Continued)

| Bit | Name | Description |
|-------|---------|---|
| 24 | SIGE | Signature Enable. Effective immediately. 0: CRC Signature is reset to 000001h and held (no capture). 1: CRC Logic captures the pixel data signature with each pixel clock beginning with the next leading edge of vertical blank. Note that the CRC Logic treats each 24-bit pixel value as an autonomous 24-bit value (RGB color components are not captured separately in 8-bit signature registers). |
| 23 | SIG_SEL | Signature Select. Effective immediately. 1: Causes the CRC signature to be generated based on data being fed into the graphics scaling filter. This data stream does not include border/overscan pixels. 0: Clearing this bit allows bit 4 to select between the CRC calculation at the output of the scaler filter or the CRC signature based on the data being output from the DC, including border/overscan pixels. Also note that the CRC calculation can be affected by the VBI CRC enable bit, located in DC_VBI_EVEN_CTL (DC Memory Offset 0A0h[31]). |
| 22 | FRC8PIX | Force 8-pixel Character Width. When VGA mode is enabled, setting this bit forces the character width to be 8 pixels, overriding the setting in bit 0 (8-Dot character width) of the VGA's Sequencer Clocking Mode Register (index 01h). This causes the selection of an 8-pixel character width. This bit should be set for 640x480 flat panels when VGA fixed timing mode is enabled. |
| 21 | RSVD | Reserved. Always set to 0. |
| 20 | YUVM | YUV Mode. Selects YUV display mode for video overlay. 0: YUV 4:2:2 display mode. 1: YUV 4:2:0 display mode. |
| 19 | VDSE | Video Downscale Enable. 0: Send all video lines to the display filter. 1: Use DC_VID_DS_DELTA (DC Memory Offset 080h[31:18]) as a Digital Differential Analyzer (DDA) delta value to skip certain video lines to support downscaling in the display filter. |
| 18 | VGAFT | VGA Fixed Timing. When in VGA mode (VGAE bit 7 = 1), this bit indicates that the GLIU block (DC) timing generator should provide the display timings. The VGA will slave its display activity to the regular DC sync and display enable signals. The VGA image will be centered on the screen, but not scaled to fill the screen. If upscaling is desired, the scaler filter should be used instead of this feature. The final image must have at least six more active lines than the native VGA display settings indicate (i.e., at least three lines of border on the top and bottom of the image). |
| 17 | FDTY | Frame Dirty Mode. 0: Frame buffer writes mark associated scan line dirty. Used when FB_PITCH (DC Memory Offset 034h[15:0]) is equal to 1 KB, 2 KB, or 4 KB. 1: Frame buffer writes mark entire frame as dirty. Used when FB_PITCH (DC Memory Offset 034h[15:0]) is not equal to 1 KB, 2 KB, or 4 KB. |
| 16 | STFM | Static Frame Mode. When compression is enabled (CMPE bit 5 = 1), this bit controls the update of dirty scan lines. 0: Update dirty scan lines every frame. 1: Update dirty scan lines every other frame. |
| 15:12 | DFHPEL | Display-FIFO High Priority End Level. This field specifies the depth of the display FIFO (in multiples of 256 bytes) at which a high-priority request previously issued to the memory controller will end. The value is dependent upon display mode. This field should always be non-zero and should be larger than the start level. Note that the settings in the DC_ARB_CFG register (DC Memory Offset 00Ch) can also affect the priority of requests. |

DC_GENERAL_CFG Bit Descriptions (Continued)

| Bit | Name | Description |
|------|--------------|---|
| 11:8 | DFHPSL | Display-FIFO High Priority Start Level. This field specifies the depth of the display FIFO (in multiples of 256 bytes) at which a high-priority request is sent to the memory controller to fill up the FIFO. The value is dependent upon display mode. This field should always be non-zero and should be less than the high-priority end level. Note that the settings in the DC_ARB_CFG register (DC Memory Offset 00Ch) can also affect the priority of requests. |
| 7 | VGAE | VGA Enable. When changing the state of this bit, both the DC and VGA should be stopped, and not actively fetching and displaying data. No other DC features operate with the VGA pass-through feature enabled, with the exception of the CRC/signature feature, the filters, and the timing generator (when the filters or VGA fixed timings are enabled). All other features should be turned off to prevent interference with VGA operation. 0: Normal DC operation. 1: Allow the hardware VGA use of the display FIFO and the memory request interface. The VGA HSYNC, VSYNC, blank, and pixel outputs are routed through the back end of the DC pixel and sync pipeline and then to the I/O pads. |
| 6 | DECE | Decompression Enable. 0: Disable display refresh decompression. 1: Enable display refresh decompression. |
| 5 | CMPE | Compression Enable. 0: Disable display refresh compression. 1: Enable display refresh compression. |
| 4 | FILT_SIG_SEL | Filter Signature Select. When bit 23 is clear and this bit is set, the CRC mechanism at the output of the scaler filter (before the flicker filter) is enabled. Setting this bit when bit 23 is also set has no effect. When both this bit and bit 23 are cleared, the CRC is taken at the output of the DC, including the border/overscan pixels. Also note that the CRC calculation can be affected by the VBI CRC enable bit, located in DC_VBI_EVEN_CTL (DC Memory Offset 0A0h[31]). |
| 3 | VIDE | Video Enable. 0: Disable video port/overlay. 1: Enable video port/overlay. |
| 2 | CLR_CUR | Color Cursor. 0: 2-bpp format. 1: 32-bpp color cursor. |
| 1 | CURE | Cursor Enable. 0: Disable hardware cursor. 1: Enable hardware cursor. |
| 0 | DFLE | Display-FIFO Load Enable. 0: Disable display FIFO. 1: Enable display FIFO. Setting this bit high initiates display refresh requests to the memory controller at the trailing edge of vertical sync. |

6.6.3.3 DC Display Configuration (DC_DISPLAY_CFG)

DC Memory Offset 008h

Type R/W

Reset Value 00000000h

This register contains configuration bits for controlling the various display functions of the DC.

Unless otherwise noted, settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_DISPLAY_CFG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|------|------|------|------|------|----|----|----|--------|----|----|----|--------|----|----|----|------------|-----------|------|------|------|------|------|------|---|---|------|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | VISL | RSVD | PALB | DCEN | RSVD | | | | VFHPEL | | | | VFHPSL | | | | 16BPP_MODE | DISP_MODE | RSVD | TRUP | RSVD | VLEN | GDEN | RSVD | | | TGEN | |

DC_DISPLAY_CFG Bit Descriptions

| Bit | Name | Description |
|-------|------------|---|
| 31:28 | RSVD | Reserved. |
| 27 | VISL | Vertical Interrupt Select. Effective immediately. 0: SMI generated at start of vertical blank when VIEN is enabled (bit 5 = 1). 1: SMI generated at end of vertical sync when VIEN is enabled (bit 5 = 1). |
| 26 | RSVD | Reserved. |
| 25 | PALB | PAL Bypass. 0: Graphics data is routed through palette RAM in 16, 24, and 32-bpp display modes. 1: Graphics data bypasses palette RAM in 16, 24, and 32-bpp display modes. While configured in this mode, 2-bpp cursor and border overlays are supported, but the palette entries for these items must be modified. See Section 6.6.7.1 on page 335 for more information. |
| 24 | DCEN | Display Center. 0: Normal active portion of scan line is qualified with DISPEN (ball AE4). 1: Border and active portions of scan line are qualified with DISPEN. This enables centering the display for flat panels. |
| 23:20 | RSVD | Reserved. |
| 19:16 | VFHPEL | Video-FIFO High Priority End Level. This field specifies the depth of the video FIFO (in multiples of 64 bytes) at which a high priority request previously issued to the memory controller for video data will end. This field should always be non-zero and should be larger than the start level. Note that the settings in the DC_ARB_CFG register (DC Memory Offset 00Ch) can also affect the priority of requests. This field should be set to 0 if video overlay is disabled. |
| 15:12 | VFHPSL | Video-FIFO High Priority Start Level. This field specifies the depth of the video FIFO (in multiples of 64 bytes) at which a high priority request is sent to the memory controller to fill up the video FIFO. This field should always be non-zero and should be less than the high-priority end level. Note that the settings in the DC_ARB_CFG register (DC Memory Offset 00Ch) can also affect the priority of requests. |
| 11:10 | 16BPP_MODE | Per-Pixel Mode. Based on the number of bits per pixel (DISP_MODE bits [9:8] must equal 01), this determines how those bits are allocated to color and alpha information: For 16-bpp display format: 00: 16-bpp (RGB 5:6:5) 01: 15-bpp (RGB 5:5:5) 10: XRGB (ARGB 4:4:4) 11: Reserved |

DC_DISPLAY_CFG Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|-----------|---|
| 9:8 | DISP_MODE | Display Mode. Bits per pixel. 00: 8-bpp (also used in VGA emulation) 01: 16-bpp 10: 24-bpp (RGB 8:8:8) 11: 32-bpp |
| 7 | RSVD | Reserved. |
| 6 | TRUP | Timing Register Update. Effective immediately. 0: Prevent update of working timing registers. This bit should be set low when a new timing set is being programmed, but the display is still running with the previously programmed timing set. 1: Update working timing registers on next active edge of vertical sync. |
| 5 | RSVD | Reserved. |
| 4 | VDEN | Video Data Enable. Set this bit to 1 to allow transfer of video data to the VP. |
| 3 | GDEN | Graphics Data Enable. Set this bit to 1 to allow transfer of graphics data through the display pipeline. |
| 2:1 | RSVD | Reserved. |
| 0 | TGEN | Timing Generator Enable. Effective immediately. 0: Disable timing generator. 1: Enable timing generator. This bit must be set to 0 when using VGA mode unless the filters or VGA Fixed Timings are also enabled (DC_GENERAL_CFG register, bit 18, DC Memory Offset 004h[18]). |

6.6.3.4 DC Arbitration Configuration (DC_ARB_CFG)

DC Memory Offset 00Ch
 Type R/W
 Reset Value 00000000h

This register contains configuration bits for controlling the priority level of GLIU requests by the DC. It allows high priority to be enabled under several conditions (see bits [8:1]). These conditions are ORed with other sources of high-priority, including the FIFO watermark mechanisms. Settings written to this register take effect immediately. The features in this register do not affect the DC's internal prioritization of video vs. graphics data fetches -- just the priority that is presented on the GeodeLink request. The low priority at VSYNC mechanism (bits [15:9, 0]) takes precedence over all priority mechanisms except the high priority when line buffer fill in progress" mechanism bit [1].

DC_ARB_CFG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|---------------|------------|----------------|----|----|----|----|----|----|----|----|---|-------------|--------------------|------------------|-------------|--------------|--------------|--------------|--------------|------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | LB_LOAD_WM_EN | LB_LOAD_WM | LPEN_END_COUNT | | | | | | | | | | HPEN_SB_INV | HPEN_FB_INV_HALFBS | HPEN_FB_INV_SBRD | HPEN_FB_INV | HPEN_1LB_INV | HPEN_2LB_INV | HPEN_3LB_INV | HPEN_LB_FILL | LPEN_VSYNC |

DC_ARB_CFG Bit Descriptions

| Bit | Name | Description |
|-------|--------------------|--|
| 31:21 | RSVD | Reserved. |
| 20 | LB_LOAD_WM_EN | Line Buffer Load Watermark Enable. When set, allows line buffer loads from the display FIFO to begin when the display FIFO has at least as much data as defined by the watermark in bits [19:16] (LB_LOAD_WM). When this bit is cleared, line buffer loads are not permitted until the display FIFO is full. |
| 19:16 | LB_LOAD_WM | Line Buffer Load Watermark. When enabled via bit 20 (LB_LOAD_WM_EN), this watermark determines how much data must be in the DFIFO before a line buffer load is permitted. This level is set in 256-byte increments. |
| 15:9 | LPEN_END_COUNT | Low Priority End Counter. When bit 0 (LPEN_VSYNC) is set, this field indicates the number of scan lines after VSYNC that the DC will force its requests to low priority. Because the line buffers, flicker filter buffers, sync buffer, and data FIFO are all cleared at VSYNC, this mechanism prevents the DC from spending an inordinate amount of time in high priority while filling all of these buffers. In most cases this value should be set three or four lines less than the distance between VSYNC start and V_TOTAL. This value may need to be lowered if VBI data is enabled. |
| 8 | HPEN_SB_INV | High Priority Enable when Sync Buffer Invalid. This bit enables the DC to arbitrate in high priority whenever the synchronizer buffer does not contain valid data. |
| 7 | HPEN_FB_INV_HALFBS | High Priority Enable when Flicker Buffer invalid and Sync Buffer less than Half Full. This bit enables the DC to arbitrate in high priority whenever the synchronizer buffer is less than half full and the flicker filter buffer does not contain valid data. |
| 6 | HPEN_FB_INV_SBRD | High Priority Enable when Flicker Buffer invalid and Sync Buffer Being Read. This bit enables the DC to arbitrate in high priority whenever the synchronizer buffer is being read and the flicker filter buffer does not contain valid data. |
| 5 | HPEN_FB_INV | High Priority Enable when Flicker Buffer Invalid. This bit enables the DC to arbitrate at high priority whenever the flicker filter buffer does not contain valid data. |
| 4 | HPEN_1LB_INV | High Priority Enable when Any One Line Buffer Invalid. This bit enables the DC to arbitrate at high priority if any of the three line buffers is invalid. (When the scaler filter is disabled, only one logical line buffer is used, and the state of the others is ignored.) |

DC_ARB_CFG Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|--------------|--|
| 3 | HPEN_2LB_INV | High Priority Enable when Any Two Line Buffers Invalid. This bit enables the DC to arbitrate at high priority if the scaler filter is enabled and any two of the three line buffers that feed this filter are invalid. (The state of this bit is ignored if the scaler filter is disabled.) |
| 2 | HPEN_3LB_INV | High Priority Enable when Any Three Line Buffers Invalid. This bit enables the DC to arbitrate at high priority if the scaler filter is enabled and all of the three line buffers that feed this filter are invalid. (The state of this bit is ignored if the scaler filter is disabled.) |
| 1 | HPEN_LB_FILL | High Priority Enable when Line Buffer Fill in Progress. This bit enables the DC to maintain high priority requests whenever it is in the process of filling a line buffer. The line buffer fill requires an entire scan line of data to be read from the data FIFO without interruption. Because the FIFO typically does not contain a full scan line of data, it is necessary to fetch additional data from memory during this process. |
| 0 | LPEN_VSYNC | Low Priority Enable at VSYNC. When this bit is set, the DC is forced to arbitrate at low priority for a number of lines after the start of VSYNC. (This number of lines is programmed in bits [15:9] (LPEN_END_COUNT)) Because the line buffers, flicker filter buffers, sync buffer, and data FIFO are all cleared at VSYNC, this mechanism prevents the DC from spending an inordinate amount of time in high priority while filling all of these buffers. In most cases this value should be set three or four lines less than the distance between VSYNC start and V_TOTAL. This value may need to be lowered if VBI data is enabled. During this low priority period after VSYNC, this mechanism overrides the watermark mechanism for the data FIFO and all of the other mechanisms in this register except the high priority enable when line buffer fill in progress mechanism enabled in bit 1 (HPEN_LB_FILL). Outside of this period, this mechanism has no effect on the priority level of outgoing DC requests on the GLIU. |

6.6.4 Memory Organization Registers

The graphics memory region is up to 16 MB in size. The graphics memory is made up of the normal uncompressed frame buffer, compressed display buffer, cursor buffer, cursor color buffer (for 16-bit color cursor), and video buffer(s). Each buffer begins at a programmable offset within the graphics memory region.

The various memory buffers are arranged so as to efficiently pack the data within the graphics memory region. This requires flexibility in the way that the buffers are arranged when different display modes are in use. The cursor and cursor color buffers are linear blocks, so addressing is straightforward. The frame buffer and compressed display buffer are arranged based upon scan lines. Each scan line has a maximum number of valid or active QWORDS and a pitch that, when added to the previous line offset, points to the next line. In this way, the buffers may be stored as linear blocks or as rectangular blocks.

The various buffers' addresses are all located within the same 1 MB-aligned region. Thus, a separate register, DC_GLIU0_MEM_OFFSET (DC Memory Offset 084h), is used to set a 1 MB-aligned base address.

GART address translation is not supported.

6.6.4.1 DC Frame Buffer Start Address (DC_FB_ST_OFFSET)

DC Memory Offset 010h

Type R/W

Reset Value xxxxxxxxh

This register specifies the offset at which the frame buffer starts. Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_FB_ST_OFFSET

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | | | | |

DC_FB_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|--|
| 31:28 | RSVD | Reserved. |
| 27:0 | OFFSET | <p>Frame Buffer Start Offset. This value represents the byte offset of the starting location of the displayed frame buffer. This value may be changed to achieve panning across a virtual desktop or to allow multiple buffering.</p> <p>When this register is programmed to a non-zero value, the compression logic should be disabled. The memory address defined by bits [27:3] takes effect at the start of the next frame scan. The pixel offset defined by bits [2:0] is latched at the end of vertical sync and added to the pixel panning offset to determine the actual panning value.</p> |

6.6.4.2 DC Compression Buffer Start Address (DC_CB_ST_OFFSET)

DC Memory Offset 014h

Type R/W

Reset Value xxxxxxxxh

This register specifies the offset at which the compressed display buffer starts. Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_CB_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|----|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | 0h | | | |

DC_CB_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|--|
| 31:28 | RSVD | Reserved. |
| 27:0 | OFFSET | Compressed Display Buffer Start Offset. This value represents the byte offset of the starting location of the compressed display buffer. The lower five bits should always be programmed to zero so that the start offset is aligned to a 32-byte boundary. This value should change only when a new display mode is set due to a change in size of the frame buffer. |

6.6.4.3 DC Cursor Buffer Start Address (DC_CURS_ST_OFFSET)

DC Memory Offset 018h

Type R/W

Reset Value xxxxxxxxh

This register specifies the offset at which the cursor memory buffer starts. Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_CURS_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|----|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | 0h | | | |

DC_CURS_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|---|
| 31:28 | RSVD | Reserved. |
| 27:0 | OFFSET | Cursor Start Offset. This value represents the byte offset of the starting location of the cursor display pattern. The lower five bits should always be programmed to zero so that the start offset is 32-byte aligned. Note that if there is a Y offset for the cursor pattern, the cursor start offset should be set to point to the first displayed line of the cursor pattern. |

6.6.4.4 DC Video Y Buffer Start Address Offset (DC_VID_Y_ST_OFFSET)

DC Memory Offset 020h

Type R/W

Reset Value xxxxxxxxh

This register specifies the offset at which the video Y (YUV 4:2:0) or YUV (YUV 4:2:2) buffer starts.

The upper 4 bits of this register are for the field count mechanism. This mechanism, which did not exist on previous AMD Geode processors, allows the DC to fetch multiple fields or frames of VIP data without requiring software intervention to move the offset. This mechanism has the constraint that the buffers for multiple video frames must be contiguous in memory. (The VIP hardware will meet this constraint.)

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VID_Y_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|----|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | 0h | | | |

DC_VID_Y_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|---|
| 31:28 | RSVD | Reserved. Reserved for field count mechanism |
| 27:0 | OFFSET | Video Y Buffer Start Offset. This value represents the starting location for Video Y Buffer. The lower five bits should always be programmed as zero so that the start offset is aligned to a 32-byte boundary. If YUV 4:2:2 mode is selected (DC Memory Offset 004h[20] = 0), the Video Y Buffer is used as a singular buffer holding interleaved Y, U and V data. If YUV 4:2:0 is selected (DC Memory Offset 004h[20] = 1), the Video Y Buffer is used to hold only Y data while U and V data are stored in separate buffers whose start offsets are represented in DC_VID_U_ST_OFFSET (DC Memory Offset 024h[27:0]) and DC_VID_V_ST_OFFSET (DC Memory Offset 028h[27:0]). |

6.6.4.5 DC Video U Buffer Start Address Offset (DC_VID_U_ST_OFFSET)

DC Memory Offset 024h

Type R/W

Reset Value xxxxxxxxh

This register specifies the offset at which the video U (YUV 4:2:0) buffer starts.

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VID_U_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FRAME_COUNT | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | 0 | | | |

DC_VID_U_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|-------------|---|
| 31:28 | FRAME_COUNT | Frame Count. When reading this register, this field indicates the current frame count, as determined by counting rising edges of VIP VSYNC. This value is reset to 0 when VIP_VSYNC occurs and FRAME_CNT >= FRAME_LIMIT. It can also be written to provide a mechanism for software to synchronize activities between the VIP and the Display Controller. However, this can result in corrupted video data until the next reset of this counter. |
| 27:0 | OFFSET | Video U Buffer Start Offset. This value represents the starting location for the Video U Buffer. The lower three bits should always be programmed as zero so that the start offset is aligned to a QWORD boundary. A buffer for U data is only used if YUV 4:2:0 display mode is selected (DC Memory Offset 004h[20] = 1). |

6.6.4.6 DC Video V Buffer Start Address Offset (DC_VID_V_ST_OFFSET)

DC Memory Offset 028h

Type R/W

Reset Value xxxxxxxxh

This register specifies the offset at which the video V buffer starts.

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VID_V_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | 0 | | | | | | | | | | | | | | |

DC_VID_V_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|---|
| 31:28 | RSVD | Reserved. |
| 27:0 | OFFSET | Video V Buffer Start Offset. This value represents the starting location for the Video V Buffer. The lower three bits should always be programmed as zero so that the start offset is aligned to a QWORD boundary. A buffer for V data is only used if YUV 4:2:0 display mode is selected (DC Memory Offset 004h[20] = 1). |

6.6.4.7 DC Dirty/Valid Region Top (DC_DV_TOP)

DC Memory Offset 02Ch

Type R/W

Reset Value 00000000h

This register specifies the top of the frame buffer memory region to be watched for frame-dirty mode.

Settings written to this register take effect immediately.

DC_DV_TOP Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|------|---|---|---|-----------|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | DV_TOP | | | | | | | | | | | | | | RSVD | | | | DV_TOP_EN | | | | | |

DC_DV_TOP Bit Descriptions

| Bit | Name | Description |
|-------|-------------|--|
| 31:24 | RSVD | Reserved. These bits should be programmed to zero. |
| 23:10 | DV_TOP_ADDR | Dirty/Valid Region Top Address. When enabled via bit 0 (DV_TOP_EN), this field indicates the size of the region to be watched for frame buffer accesses. When writes to this region occur and the compression logic is in frame-dirty mode, the frame is marked as dirty. (Writes outside this region, regardless of the settings in the DV_CTL register (DC Memory Offset 088h), do not cause the frame to be marked as dirty in frame-dirty mode.) The bits in this field correspond to address bits [23:10]. |
| 9:1 | RSVD | Reserved. These bits should be programmed to zero. |
| 0 | DV_TOP_EN | Dirty/Valid Region Top Enable. This bit enables the top-of-region check for frame-dirty mode. This bit should be cleared if the compression logic is NOT configured for frame-dirty mode. |

6.6.4.8 DC Line Size (DC_LINE_SIZE)

DC Memory Offset 030h

Type R/W

Reset Value xxxxxxxxh

This register specifies the number of bytes to transfer for a line of frame buffer, compression buffer, and video buffer data. The compressed line buffer is invalidated if it exceeds the CB_LINE_SIZE (bits [18:12]).

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_LINE_SIZE Register Map

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------------|----|----|----|----|----|----|----|----|----|----|------|--------------|----|----|----|----|------|--------------|----|----|---|---|---|---|---|---|---|---|---|---|
| RSVD | VID_LINE_SIZE | | | | | | | | | | | RSVD | CB_LINE_SIZE | | | | | RSVD | FB_LINE_SIZE | | | | | | | | | | | | |

DC_LINE_SIZE Bit Descriptions

| Bit | Name | Description |
|-------|---------------|---|
| 31:30 | RSVD | Reserved. These bits should be programmed to zero. |
| 29:20 | VID_LINE_SIZE | Video Line Size. This value specifies the number of QWORDS (8-byte segments) to transfer for each source line from the video buffer in YUV 4:2:2 mode. In YUV 4:2:0 mode, it specifies the number of QWORDS to transfer for the U or V stream for a source line (2x this amount is transferred for the Y stream). In YUV 4:2:2 mode, this field must be set to a multiple of four QWORDS -- bits [21:20] must be 0. |
| 19 | RSVD | Reserved. This bit should be programmed to zero. |
| 18:12 | CB_LINE_SIZE | Compressed Display Buffer Line Size. This value represents the number of QWORDS for a valid compressed line plus 1. It is used to detect an overflow of the compressed data FIFO. When the compression data for a line reaches CB_LINE_SIZE QWORDS, the line is deemed incompressible. Note that DC actually writes CB_LINE_SIZE + 4 QWORDS to memory, so if X QWORDS are allocated for each compression line, then X - 4 + 1 (or X - 3) should be programmed into this register. Note also that the CB_LINE_SIZE field should never be larger than 65 (041h) since the maximum size of the compressed data FIFO is 64 QWORDS. |
| 11:10 | RSVD | Reserved. These bits should be programmed to zero. |
| 9:0 | FB_LINE_SIZE | Frame Buffer Line Size. This value specifies the number of QWORDS (8-byte segments) to transfer for each display line from the frame buffer. |

6.6.4.9 DC Graphics Pitch (DC_GFX_PITCH)

DC Memory Offset 034h

Type R/W

Reset Value xxxxxxxxh

This register stores the pitch for the graphics display buffers.

DC_GFX_PITCH Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CB_PITCH | | | | | | | | | | | | | | | | FB_PITCH | | | | | | | | | | | | | | | |

DC_GFX_PITCH Bit Descriptions

| Bit | Name | Description |
|-------|----------|---|
| 31:16 | CB_PITCH | Compressed Display Buffer Pitch. This value represents the number of QWORDS between consecutive scan lines of compressed buffer data in memory. This pitch must be set to a multiple of four QWORDS (i.e., bits [17:16] must be 00). |
| 15:0 | FB_PITCH | Frame Buffer Pitch. This value represents the number of QWORDS between consecutive scan lines of frame buffer data in memory. |

6.6.4.10 DC Video YUV Pitch (DC_VID_YUV_PITCH)

DC Memory Offset 038h

Type R/W

Reset Value xxxxxxxxh

This register stores the pitch for the video buffers.

DC_VID_YUV_PITCH Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UV_PITCH | | | | | | | | | | | | | | | | Y_PITCH | | | | | | | | | | | | | | | |

DC_VID_YUV_PITCH Bit Descriptions

| Bit | Name | Description |
|-------|----------|--|
| 31:16 | UV_PITCH | Video U and V Buffer Pitch. This value represents the number of QWORDS between consecutive scan lines of U or V buffer data in memory. (U and V video buffers are always the same pitch.) A pitch up to 512 KB is supported to allow for vertical decimation for downscaling. |
| 15:0 | Y_PITCH | Video Y Buffer Pitch. This value represents the number of QWORDS between consecutive scan lines of Y buffer data in memory. A pitch up to 512 KB is supported to allow for vertical decimation for downscaling. |

6.6.5 Timing Registers

The DC timing registers control the generation of sync, blanking, and active display regions. These registers are generally programmed by the BIOS from an INT 10h call or by the extended mode driver from a display timing file.

Example: To display a 1024x768 graphics (frame buffer) image on a 720x483/59.94 television. The DC CRTC settings are as follows:

```
DC_H_ACTIVE_TIMING (040h) = 0x035A_02D0 // h_total = 858; h_active = 720
DC_H_BLANK_TIMING (044h) = 0x35A_02D0 // h_blank_start = 720; h_blank_end=858 -- no overscan
DC_H_SYNC_TIMING (048h) = 0x031F_02E0 // h_sync_start = 736; h_sync_end = 799
DC_V_ACTIVE_TIMING (050h) = 0x0106_00F1 // v_total = 262 (even) 263(odd); v_active = 241 (even & odd)
DC_V_BLANK_TIMING (054h) = 0x0106_00F1 // v_blank_start = 241; v_blank_end = 262 -- no overscan
DC_V_SYNC_TIMING (058h) = 0x00F6_00F5 // v_sync_start = 245; vsync_end = 246
DC_V_ACTIVE_EVEN_TIMING (0E4h) = // v_total = 261; v_active = 240
0x0105_00F0
DC_V_BLANK_EVEN_TIMING (0E8h) = // v_blank_start = 240; v_blank_end = 261
0x0105_00F0
DC_V_SYNC_EVEN_TIMING (0ECh) = 0x00F6_00F5 // v_sync_start = 245; v_sync_end = 246
DC_B_ACTIVE (05Ch) = 03FF_02FFh // frame buffer size1024x768
```

Note: The above timings are based on tables B.1 and B.2 in the ANSI/SMTPE 293M-1996 spec. They assume that the frame buffer image should be displayed over the entire 720x483 screen, with no additional border.

The DC_GFX_SCALE (DC Memory Offset 090h) register would be set up to scale the 1024x768 image to a 720x483 frame:

$v_scale = (768/(483-1)) = 1.593360995\dots$

$h_scale = (1024/(720 - 1)) = 1.424200278\dots$

DC_GFX_SCALE = 65F9_5B26h

($v_scale = 1.593322754$; $h_scale = 1.424194336$)

In addition, the FILT_ENA and INTL_EN bits would be set (DC Memory Offset 94h[12,11] = 11), and the filter coefficients would be programmed. This example also presumes that the FLICK_EN bit is set (DC Memory Offset 0D4h[24] = 1).

Because the output is to be interlaced, the flicker filter can be used. (Use of the flicker filter is not required.) For information on the configuration bits for the flicker filter, see "DC GenLock Control (DC_GENLK_CTL)" on page 350.

6.6.5.1 DC Horizontal and Total Timing (DC_H_ACTIVE_TIMING)

DC Memory Offset 040h

Type R/W

Reset Value xxxxxxxxh

This register contains horizontal active and total timing information.

DC_H_ACTIVE_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|---------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----------|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | H_TOTAL | | | | | | | | | | | | RSVD | | | | H_ACTIVE | | | | | | | | | | | |

DC_H_ACTIVE_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|----------|--|
| 31:28 | RSVD | Reserved. These bits should be programmed to zero. |
| 27:16 | H_TOTAL | Horizontal Total. This field represents the total number of pixel clocks for a given scan line minus 1. Note that the value must represent a value greater than the H_ACTIVE field (bits [11:0]) because it includes border pixels and blanked pixels. For flat panels, this value will never change. Unlike previous versions of the DC, the horizontal total can be programmed to any pixel granularity; it is not limited to character (8-pixel) granularity. |
| 15:12 | RSVD | Reserved. These bits should be programmed to zero. |
| 11:0 | H_ACTIVE | <p>Horizontal Active. This field represents the total number of pixel clocks for the displayed portion of a scan line minus 1. Note that for flat panels, if this value is less than the panel active horizontal resolution (H_PANEL), the parameters H_BLK_START, H_BLK_END (DC Memory Offset 044h[11:0, 27:16]), H_SYNC_ST, and H_SYNC_END (DC Memory Offset 048h[11:0, 27:16]) should be reduced by the value of H_ADJUST (or the value of H_PANEL - H_ACTIVE / 2) to achieve horizontal centering.</p> <p>Unlike previous versions of the DC, this field can be programmed to any pixel granularity; it is not limited to character (8-pixel) granularity.</p> <p>If graphics scaling is enabled, this value represents the width of the final (scaled) image to be displayed. The width of the frame buffer image may be different in this case; DC_FB_ACTIVE (DC Memory Offset 05Ch) is used to program the horizontal and vertical active values in the frame buffer when graphics scaling is enabled.</p> <p>H_ACTIVE must be set to at least 64 pixels.</p> |

6.6.5.2 DC CRT Horizontal Blanking Timing (DC_H_BLANK_TIMING)

DC Memory Offset 044h

Type R/W

Reset Value xxxxxxxxh

This register contains CRT horizontal blank timing information.

Note: A minimum of 32 pixel clocks is required for the horizontal blanking portion of a line in order for the timing generator to function correctly.

DC_H_BLANK_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-----------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|-------------|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | H_BLK_END | | | | | | | | | | | | RSVD | | | | H_BLK_START | | | | | | | | | | | |

DC_H_BLANK_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|-------------|---|
| 31:28 | RSVD | Reserved. These bits should be programmed to zero. |
| 27:16 | H_BLK_END | Horizontal Blank End. This field represents the pixel clock count at which the horizontal blanking signal becomes inactive minus 1. Unlike previous versions of the DC, this field can be programmed to any pixel granularity; it is not limited to character (8-pixel) granularity. |
| 15:12 | RSVD | Reserved. These bits should be programmed to zero. |
| 11:0 | H_BLK_START | Horizontal Blank Start. This field represents the pixel clock count at which the horizontal blanking signal becomes active minus 1. Unlike previous versions of the DC, this field can be programmed to any pixel granularity; it is not limited to character (8-pixel) granularity. |

6.6.5.3 DC CRT Horizontal Sync Timing (DC_H_SYNC_TIMING)

DC Memory Offset 048h

Type R/W

Reset Value xxxxxxxxh

This register contains CRT horizontal sync timing information. Note however, that this register should also be programmed appropriately for flat panel only display, since the horizontal sync transition determines when to advance the vertical counter.

DC_H_SYNC_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|------------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|-----------|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | H_SYNC_END | | | | | | | | | | | | RSVD | | | | H_SYNC_ST | | | | | | | | | | | |

DC_H_SYNC_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|------------|---|
| 31:28 | RSVD | Reserved. These bits should be programmed to zero. |
| 27:16 | H_SYNC_END | Horizontal Sync End. This field represents the pixel clock count at which the CRT horizontal sync signal becomes inactive minus 1. Unlike previous versions of the DC, this field can be programmed to any pixel granularity; it is not limited to character (8-pixel) granularity. The horizontal sync must be at least 8 pixels in width. |

DC_H_SYNC_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|-----------|--|
| 15:12 | RSVD | Reserved. These bits should be programmed to zero. |
| 11:0 | H_SYNC_ST | <p>Horizontal Sync Start. This field represents the pixel clock count at which the CRT horizontal sync signal becomes active minus 1.</p> <p>Unlike previous versions of the DC, this field can be programmed to any pixel granularity; it is <i>not</i> limited to character (8-pixel) granularity.</p> <p>The horizontal sync must be at least 8 pixels in width, and cannot begin until at least 8 pixels after H_BLK_START (DC Memory Offset 044h[11:0]).</p> |

6.6.5.4 DC Vertical and Total Timing (DC_V_ACTIVE_TIMING)

DC Memory Offset 050h

Type R/W

Reset Value xxxxxxxxh

This register contains vertical active and total timing information. The parameters pertain to both CRT and flat panel display. All values are specified in lines.

DC_V_ACTIVE_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|---------|----|----|----|----|----|----|----|------|----|----|----|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | V_TOTAL | | | | | | | | RSVD | | | | V_ACTIVE | | | | | | | | | | | | | | | |

DC_V_ACTIVE_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|----------|---|
| 31:27 | RSVD | Reserved. These bits should be programmed to zero. |
| 26:16 | V_TOTAL | <p>Vertical Total. This field represents the total number of lines for a given frame scan minus 1. Note that the value is necessarily greater than the V_ACTIVE field (bits [10:0]) because it includes border lines and blanked lines. If the display is interlaced, the total number of lines must be odd, so this value should be an even number.</p> |
| 15:11 | RSVD | Reserved. These bits should be programmed to zero. |
| 10:0 | V_ACTIVE | <p>Vertical Active. This field represents the total number of lines for the displayed portion of a frame scan minus 1. Note that for flat panels, if this value is less than the panel active vertical resolution (V_PANEL), the parameters V_BLANK_START, V_BLANK_END (DC Memory Offset 054h[10:0, 26:16]), V_SYNC_START, and V_SYNC_END (DC Memory Offset 058h[10:0, 26:16]) should be reduced by the following value (V_ADJUST) to achieve vertical centering:</p> $V_ADJUST = (V_PANEL - V_ACTIVE) / 2$ <p>If the display is interlaced, the number of active lines should be even, so this value should be an odd number.</p> <p>If graphics scaling is enabled (and interleaved display is disabled), this value represents the height of the final (scaled) image to be displayed. The height of the frame buffer image may be different in this case; DC_FB_ACTIVE (DC Memory Offset 05Ch) is used to program the horizontal and vertical active values in the frame buffer when graphics scaling is enabled.</p> <p>If interleaved mode is enabled, this value represents half the height of the final (scaled and interleaved) displayed image.</p> |

6.6.5.5 DC CRT Vertical Blank Timing (DC_V_BLANK_TIMING)

DC Memory Offset 054h

Type R/W

Reset Value xxxxxxxxh

This register contains vertical blank timing information. All values are specified in lines. For interlaced display, no border is supported, so blank timing is implied by the total/active timing.

DC_V_BLANK_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-------------|----|----|----|----|----|----|----|------|----|----|----|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | V_BLANK_END | | | | | | | | RSVD | | | | V_BLANK_START | | | | | | | | | | | | | | | |

DC_V_BLANK_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|---------------|---|
| 31:27 | RSVD | Reserved. These bits should be programmed to zero. |
| 26:16 | V_BLANK_END | Vertical Blank End. This field represents the line at which the vertical blanking signal becomes inactive minus 1. If the display is interlaced, no border is supported, so this value should be identical to V_TOTAL. |
| 15:11 | RSVD | Reserved. These bits should be programmed to zero. |
| 10:0 | V_BLANK_START | Vertical Blank Start. This field represents the line at which the vertical blanking signal becomes active minus 1. If the display is interlaced, this value should be programmed to V_ACTIVE plus 1. |

6.6.5.6 DC CRT Vertical Sync Timing (DC_V_SYNC_TIMING)

DC Memory Offset 058h

Type R/W

Reset Value xxxxxxxxh

This register contains CRT vertical sync timing information. All values are specified in lines.

DC_V_SYNC_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|------------|----|----|----|----|----|----|----|------|----|----|----|--------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | V_SYNC_END | | | | | | | | RSVD | | | | V_SYNC_START | | | | | | | | | | | | | | | |

DC_V_SYNC_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|--------------|---|
| 31:27 | RSVD | Reserved. These bits should be programmed to zero. |
| 26:16 | V_SYNC_END | Vertical Sync End. This field represents the line at which the CRT vertical sync signal becomes inactive minus 1. |
| 15:11 | RSVD | Reserved. These bits should be programmed to zero. |
| 10:0 | V_SYNC_START | Vertical Sync Start. This field represents the line at which the CRT vertical sync signal becomes active minus 1. For interlaced display, note that the vertical counter is incremented twice during each line and since there are an odd number of lines, the vertical sync pulse will trigger in the middle of a line for one field and at the end of a line for the subsequent field. |

6.6.5.7 DC Frame Buffer Active Region Register (DC_FB_ACTIVE)

DC Memory Offset 05Ch

Type R/W

Reset Value xxxxxxxxh

DC_FB_ACTIVE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FB_H_ACTIVE | | | | | | | | | | | | | | | | FB_V_ACTIVE | | | | | | | | | | | | | | | |

DC_FB_ACTIVE Bit Descriptions

| Bit | Name | Description |
|-------|-------------|--|
| 31:16 | FB_H_ACTIVE | <p>Horizontal Frame Buffer Active End. This field is used only when graphics scaling is enabled. The lower three bits of this register are ignored and presumed to be 111. Including these bits, the value in this field represents the total number of pixels in a line in the graphics frame buffer minus 1.</p> <p>This field is analogous to the H_ACTIVE field in the DC_H_ACTIVE_TIMING register (DC Memory Offset 040h[11:0]), except that this field is used only for the fetching and rendering of pixel data, not the display timings. When graphics scaling is disabled, this field is not used. (The H_ACTIVE field is used instead.)</p> |
| 15:0 | FB_V_ACTIVE | <p>Vertical Frame Buffer Active. This field is used only when graphics scaling is enabled. It represents the total number of lines in the graphics frame buffer minus 1.</p> <p>This field is analogous to the V_ACTIVE field in the DC_V_ACTIVE_TIMING register (DC Memory Offset 050h[10:0]), except that this field is used only for the fetching and rendering of pixel data, not the display timings. When graphics scaling is disabled, this field is not used. (The V_ACTIVE field is used instead.)</p> |

6.6.6 Cursor Position and Line Count/Status Registers

The cursor registers contain pixel coordinate information for the cursor. These values are not latched by the timing generator until the start of the frame to avoid tearing artifacts when moving the cursor.

The Line Count/Status register holds status information for the current display status, including the current scan line for the display.

6.6.6.1 DC Cursor X Position (DC_CURSOR_X)

DC Memory Offset 060h

Type R/W

Reset Value xxxxxxxxh

This register contains the X position information of the hardware cursor.

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_CURSOR_X Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----------|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | X_OFFSET | | | | | | CURSOR_X | | | | | | | | | |

DC_CURSOR_X Bit Descriptions

| Bit | Name | Description |
|-------|------|-------------|
| 31:17 | RSVD | Reserved. |

DC_CURSOR_X Bit Descriptions

| Bit | Name | Description |
|-------|----------|---|
| 16:11 | X_OFFSET | X Offset. This field represents the X pixel offset within the 64x64 cursor pattern at which the displayed portion of the cursor is to begin. Normally, this value is set to zero to display the entire cursor pattern, but for cursors for which the “hot spot” is not at the left edge of the pattern, it may be necessary to display the right-most pixels of the cursor only as the cursor moves close to the left edge of the display. |
| 10:0 | CURSOR_X | Cursor X. This field represents the X coordinate of the pixel at which the upper left corner of the cursor is to be displayed. This value is referenced to the screen origin (0,0), which is the pixel in the upper left corner of the screen. |

6.6.6.2 DC Cursor Y Position (DC_CURSOR_Y)

DC Memory Offset 064h

Type R/W

Reset Value xxxxxxxxh

This register contains the Y position information of the hardware cursor.

Settings written to this register will not take effect until the start of the following frame or interlaced field.

DC_CURSOR_Y Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----------|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | Y_OFFSET | | | | | | CURSOR_Y | | | | | | | | | | |

DC_CURSOR_Y Bit Descriptions

| Bit | Name | Description |
|-------|----------|--|
| 31:17 | RSVD | Reserved. |
| 16:11 | Y_OFFSET | Y Offset. This field represents the Y line offset within the 64x64 cursor pattern at which the displayed portion of the cursor is to begin. Normally, this value is set to zero to display the entire cursor pattern, but for cursors for which the “hot spot” is not at the top edge of the pattern, it may be necessary to display the bottom-most lines of the cursor only as the cursor moves close to the top edge of the display. Note that if this value is non-zero, the DC_CURS_ST_OFFSET (DC Memory Offset 018h) must be set to point to the first cursor line to be displayed. |
| 10:0 | CURSOR_Y | Cursor Y. This field represents the Y coordinate of the line at which the upper left corner of the cursor is to be displayed. This value is referenced to the screen origin (0,0), which is the pixel in the upper left corner of the screen. |

6.6.6.3 DC Line Count/Status (DC_LINE_CNT/STATUS)

DC Memory Offset 06Ch

Type RO

Reset Value xxxxxxxxh

This register contains status information for the current display state, including the current scan line for the display (V_LINE_CNT). This portion of the register is read only and is used by software to time update the frame buffer to avoid tearing artifacts. This scan line value is driven directly off of the Dot clock, and consequently it is not synchronized with the CPU clock. Software should read this register twice and compare the result to ensure that the value is not transitioning.

Several additional read only display status bits are provided to allow software to properly time the programming of registers and to detect the source of display generated interrupts.

DC_LINE_CNT/STATUS Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----|-----|-----|------|------|------------|----|----|----|----|----|----|----|----|----|-------|------|------------|------|--------------|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DNA | VNA | VSA | RSVD | FLIP | V_LINE_CNT | | | | | | | | | | VFLIP | SIGC | EVEN_FIELD | RSVD | DOT_LINE_CNT | | | | | | | | | | | | |

DC_LINE_CNT/STATUS Bit Descriptions

| Bit | Name | Description |
|-------|--------------|---|
| 31 | DNA | Display Not Active. 0: Display active. 1: Display not active (i.e., blanking or border). |
| 30 | VNA | Vertical Not Active. 0: Vertical display active. 1: Vertical display not active (i.e., vertical blanking or border). |
| 29 | VSA | Vertical Sync Active. 0: Vertical sync not active. 1: Vertical sync active. |
| 28 | RSVD | Reserved. |
| 27 | FLIP | Flip. 0: Newly programmed DC_FB_ST_OFFSET (DC Memory Offset 010h[27:0]) has not been latched by display address generation hardware yet. 1: Previously programmed DC_FB_ST_OFFSET (DC Memory Offset 010h[27:0]) has been latched by display address generation hardware. |
| 26:16 | V_LINE_CNT | DC Line Count. This value is the current scan line of the DC Engine. The DC Engine, which fetches the frame buffer data, performs compression and de-compression, and overlays cursor data, typically runs several scan lines ahead of the actual display. This allows for buffering and scaling/filtering of graphics data. |
| 15 | VFLIP | Video Flip. 0: Newly programmed DC_VID_Y_ST_OFFSET (DC Memory Offset 020h[27:0]) has not been latched by display address generation hardware yet. 1: Previously programmed DC_VID_Y_ST_OFFSET (DC Memory Offset 020h[27:0]) has been latched by display address generation hardware. |
| 14 | SIGC | Signature Complete. A 1 in this bit indicates that the CRC signature operation has completed and the resulting signature value may be safely read by software. |
| 13 | EVEN_FIELD | Even Field Indicator. When interlacing is enabled, a 1 in this bit indicates that the current field is the even field. |
| 12:11 | RSVD | Reserved. |
| 10:0 | DOT_LINE_CNT | Dot Line Count. This value is the current scan line of the display. This field is NOT synchronized in hardware, so software should read this value twice to ensure that the result is correct. |

6.6.7 Palette Access FIFO Diagnostic Registers

The Palette Access registers are used for accessing the internal palette RAM and extensions. In addition to the standard 256 entries for color translation, the palette has extensions for cursor colors and overscan (border) color.

The diagnostics registers enable testability of the display FIFO and compression FIFO.

6.6.7.1 DC Palette Address (DC_PAL_ADDRESS)

DC Memory Offset 070h

Type R/W

Reset Value xxxxxxxxh

This register should be written with the address (index) location to be used for the next access to the (DC_PAL_DATA register DC Memory Offset 074h).

DC_PAL_ADDRESS Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | PAL_ADDR | | | | | | | | | | | | | | | | | | |

DC_PAL_ADDRESS Bit Descriptions

| Bit | Name | Description | | | | | | | | | | | | | | | | |
|-------------|-------------------------|---|---------|-------|----------|-------------------------|------|----------------|------|----------------|------|------|------|------|------|----------------|-------------|-----------|
| 31:9 | RSVD | Reserved. | | | | | | | | | | | | | | | | |
| 8:0 | PAL_ADDR | <p>PAL Address. This 9-bit field specifies the address to be used for the next access to the DC_PAL_DATA register (DC Memory Offset 074h). Each access to the data register automatically increments the palette address register. If non-sequential access is made to the palette, the address register must be loaded between each non-sequential data block. The address ranges are as follows:</p> <table border="0"> <thead> <tr> <th>Address</th> <th>Color</th> </tr> </thead> <tbody> <tr> <td>0h - FFh</td> <td>Standard Palette Colors</td> </tr> <tr> <td>100h</td> <td>Cursor Color 0</td> </tr> <tr> <td>101h</td> <td>Cursor Color 1</td> </tr> <tr> <td>102h</td> <td>RSVD</td> </tr> <tr> <td>103h</td> <td>RSVD</td> </tr> <tr> <td>104h</td> <td>Overscan Color</td> </tr> <tr> <td>105h - 1FFh</td> <td>Not Valid</td> </tr> </tbody> </table> <p>Note that in general, 24-bit values are loaded for all color extensions. However, if a 16-bpp mode is active, only the appropriate most significant bits are used (5:5:5 or 5:6:5).</p> | Address | Color | 0h - FFh | Standard Palette Colors | 100h | Cursor Color 0 | 101h | Cursor Color 1 | 102h | RSVD | 103h | RSVD | 104h | Overscan Color | 105h - 1FFh | Not Valid |
| Address | Color | | | | | | | | | | | | | | | | | |
| 0h - FFh | Standard Palette Colors | | | | | | | | | | | | | | | | | |
| 100h | Cursor Color 0 | | | | | | | | | | | | | | | | | |
| 101h | Cursor Color 1 | | | | | | | | | | | | | | | | | |
| 102h | RSVD | | | | | | | | | | | | | | | | | |
| 103h | RSVD | | | | | | | | | | | | | | | | | |
| 104h | Overscan Color | | | | | | | | | | | | | | | | | |
| 105h - 1FFh | Not Valid | | | | | | | | | | | | | | | | | |

6.6.7.2 DC Palette Data (DC_PAL_DATA)

DC Memory Offset 074h

Type R/W

Reset Value xxxxxxxxh

This register contains the data for a palette access cycle. When a read or write to the palette RAM occurs, the previous output value is held for one additional Dot clock period. This effect should go unnoticed and will provide for sparkle-free updates. Prior to a read or write to this register, the DC_PAL_ADDRESS register (DC Memory Offset 070h) should be loaded with the appropriate address. The address automatically increments after each access to this register, so for sequential access, the address register need only be loaded once.

If the SGRE bit in DC_GENERAL_CFG is set (DC Memory Offset 004h[25] = 1), this register reads back the state of the graphics output pixel stream signature.

DC_PAL_DATA Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | PAL_DATA | | | | | | | | | | | | | | | | | | | | | | | |

DC_PAL_DATA Bit Descriptions

| Bit | Name | Description |
|-------|----------|--|
| 31:24 | RSVD | Reserved. |
| 23:0 | PAL_DATA | PAL Data. This 24-bit field contains the read or write data for a palette access. If DC_GENERAL_CFG[SGRE] (DC Memory Offset 004h[25]) is set, a read to this register will read back the state of the graphics output pixel stream signature. |

6.6.7.3 DC Display FIFO Diagnostic (DC_DFIFO_DIAG)

DC Memory Offset 078h

Type R/W

Reset Value xxxxxxxxh

This register is provided to enable testability of the display FIFO RAM. Before it is accessed, the DIAG bit in the DC_GENERAL_CFG register should be set high (DC Memory Offset 004h[28] = 1) and the DFLE bit should be set low (DC Memory Offset 004h[0] = 0). In addition, the TGEN bit should be set low (DC Memory Offset 008h[0] = 0) and all clock gating should be disabled (MSR 80002004h = 0). Since each FIFO entry is 64 bits, an even number of write operations should be performed. Each pair of write operations causes the FIFO write pointer to increment automatically. After all write operations are performed, a pair of reads of don't care data should be performed to load 64 bits of data into the output latch. Each subsequent read contains the appropriate data that was previously written. Each pair of read operations causes the FIFO read pointer to increment automatically.

This register is also used for writing to the compressed line buffer. Each pair of writes to this register stores a 64-bit data value that is used for the next write to the compressed line buffer. The write pulse to the compressed line buffer is generated by writing dummy data to the DC_PAL_DATA register (DC Memory Offset 074h[23:0]) while in DIAG mode.

DC_DFIFO_DIAG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DFIFO_DATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

DC_DFIFO_DIAG Bit Descriptions

| Bit | Name | Description |
|------|------------|--|
| 31:0 | DFIFO_DATA | Display FIFO Diagnostic Read or Write Data. |

6.6.7.4 DC Compression FIFO Diagnostic (DC_CFIFO_DIAG)

DC Memory Offset 07Ch

Type R/W

Reset Value xxxxxxxxh

This register is provided to enable testability of the compressed line buffer (FIFO) RAM. Before it is accessed, the DIAG bit should be set high (DC Memory Offset 004h[28] = 1) and the DFLE bit should be set low (DC Memory Offset 004h[0] = 0). Also, the CFRW bit in DC_GENERAL_CFG (DC Memory Offset 004h[29]) should be set appropriately depending on whether a series of reads or writes is to be performed. After each write, the FIFO write pointer automatically increments. After all write operations are performed, the CFRW bit should be set high to enable read addresses to the FIFO and a pair of reads of don't care data should be performed to load 64 bits of data into the output latch. Each subsequent read contains the appropriate data that was previously written. After each pair of reads, the FIFO read pointer automatically increments.

DC_CFIFO_DIAG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CFIFO_DATA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

DC_CFIFO_DIAG Bit Descriptions

| Bit | Name | Description |
|------|------------|---|
| 31:0 | CFIFO_DATA | Compressed Data FIFO Diagnostic Read or Write Data. |

6.6.8 Video Downscaling

6.6.8.1 DC Video Downscaling Delta (DC_VID_DS_DELTA)

DC Memory Offset 080h
 Type R/W
 Reset Value 00000000h

This register is provided to allow downscaling of the video overlay image by selective skipping of source lines. A DDA engine is used to identify lines to be skipped according to the following algorithm:

At vertical retrace:

```
PHASE = 0; // clear PHASE initially
skip_flag = 0; // never skip the first line
linenum = 0; // point to first line
For each line of video: send_video_line(linenum); // send line to DF
linenum++ // increment to next line
{skip_flag, PHASE} = PHASE + DELTA; // skip_flag is carry from add
if (skip_flag) linenum = linenum + 1 // skip an additional line if flag was set
else linenum = linenum // otherwise, just skip n lines
```

DC_VID_DS_DELTA Register Map

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----------------|------|----|----|-------------|----|---|---|---|---|---|---|---|---|---|---|
| DELTA | | | | | | | | | | | | | | RSVD | | VSYNC_SHIFT_EN | RSVD | | | VSYNC_SHIFT | | | | | | | | | | | |

DC_VID_DS_DELTA Bit Descriptions

| Bit | Name | Description |
|-------|----------------|--|
| 31:18 | DELTA | Delta. A 0.14 fixed-point fraction used as the delta value for the DDA engine that calculates which video lines to skip for video downscaling. This register is enabled when the VDSE bit in DC_GENERAL_CFG is set (DC Memory Offset 004h[19] = 1). |
| 17:16 | RSVD | Reserved. |
| 15 | VSYNC_SHIFT_EN | VSYNC Shift Enable. When this bit is set, the VSYNC output is delayed during even fields in interlaced modes. The amount of delay is defined in VSYNC_SHIFT (bits [11:0]). |
| 14:12 | RSVD | Reserved. |
| 11:0 | VSYNC_SHIFT | VSYNC Shift. When VSYNC_SHIFT_EN is set (bit 15 = 1), this field determines the number of dot clocks of delay that is inserted on VSYNC during even fields in interlaced modes. |

The value to program into DC_VID_DS_DELTA is calculated as follows:

parms: DWORD ORIGINAL_LINES = full size image line count

DWORD SCALED_LINES = line count of scaled image equation:

DWORD DC_VID_DS_DELTA = ((ORIGINAL_LINES << 14) / SCALED_LINES) << 18;

Note: The scaling algorithm is only intended to work for ratios from 1 down to 1/2. The equation above clips the value to the 14 bits of accuracy in the hardware. The equation could be modified to allow for higher bits in the future by changing the 14-bit and 18-bit shift values. The only requirement is that the sum of the shift values be 32.

6.6.9 GLIU Control Registers

6.6.9.1 DC GLIU0 Memory Offset (DC_GLIU0_MEM_OFFSET)

DC Memory Offset 084h
 Type R/W
 Reset Value 00000000h

This register is used to set a base address for the graphics memory region. The value in this register is added to all outgoing memory addresses. Because the base address must be aligned to a 16 MB region, only bits [31:24] of this register are used.

DC_GLIU0_MEM_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|-----------|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GLIU0_MEM_OFFSET | | | | | | | | | | | | RSVD | | | | | | | | | | DV_RAM_AD | | | | | | | | | |

DC_GLIU0_MEM_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|------------------|---|
| 31:20 | GLIU0_MEM_OFFSET | GLIU0 Memory Offset. Base address (1 MB aligned) for the graphics memory region. This value is added to all outgoing memory addresses. |
| 19:11 | RSVD | Reserved. Equal to 0. |
| 10:0 | DV_RAM_AD | DV RAM Address. This value is used to allow direct software access to the Dirty/Valid (DV) RAM. The address must be written in this location before reading or writing the DV RAM Access Register (DC Memory Offset 08Ch). |

6.6.9.2 DC Dirty/Valid RAM Control (DC_DV_CTL)

DC Memory Offset 088h
 Type R/W
 Reset Value 00000000h

DC_DV_CTL Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------|----|----|----|----|----|----|----|----|----|----|--------------|----|----------|----|------|----|----|----|----|----|---------|---|--------------|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DV Address Offset | | | | | | | | | | | DV_LINE_SIZE | | DV_RANGE | | RSVD | | | | | | DV_MASK | | CLEAR_DV_RAM | | | | | | | | |

DV_CTL Bit Descriptions

| Bit | Name | Description |
|-------|-------------------|---|
| 31:12 | DV Address Offset | DV Address Offset. When the DV RAM observes memory transactions, the addresses correspond to memory controller device address space. However, the DV RAM is organized based on the internal DC device address space. To account for this, the value indicated by this field is shifted to correspond to address bits [31:12], and then subtracted from memory addresses before determining an offset into the DV RAM. When programming the value in this field, software must calculate the sum of the GLIU0_MEM_OFFSET (DC Memory Offset 084h[31:24] and the appropriate Physical-to-Device descriptor(s) in GLIU0. |

DV_CTL Bit Descriptions (Continued)

| Bit | Name | Description |
|-------|--------------|---|
| 11:10 | DV_LINE_SIZE | DV Line Size. This field determines how many bytes of frame buffer space correspond to an entry in the DV RAM. The value selected by this field must be greater than or equal to the FB_LINE_SIZE, as programmed in the DC_LINE_SIZE register (DC Memory Offset 030h[9:0]). 00: 1024 (256 QWORDS) 01: 2048 (512 QWORDS) 10: 4096 (1024 QWORDS) 11: 8192 (2048 QWORDS) |
| 9:8 | DV_RANGE | DV Range. The value selected by this field is an upper bound of the number of entries used in the DV RAM. By setting this value to a number less than the maximum (2048), there is a potential savings in power, since the DV RAM will not be accessed for lines that may be just above the frame buffer space. 00: 2048 lines 01: 512 lines 10: 1024 lines 11: 1536 lines |
| 7:2 | RSVD | Reserved. Set to 0. |
| 1 | DV_MASK | DV MASK. While this bit is set, the DV RAM controller does not monitor writes to memory; no DIRTY bits will be set in response to memory activity. When this bit is cleared, the DV RAM behaves normally. |
| 0 | CLEAR_DV_RAM | Clear DV RAM. Writing a 1 to this bit causes the contents of the DV RAM to be cleared (i.e., every entry is set to dirty and invalid). This process requires approximately 2050 GLIU0 clocks. This bit may be read to determine if this clear operation is underway (1) or completed (0). Writing a 0 to this bit has no effect. |

6.6.9.3 DC Dirty/Valid RAM Access (DC_DV_ACCESS)

DC Memory Offset 08Ch
 Type R/W
 Reset Value 0000000xh

DC_DV_ACCESS Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----------|----------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | DV_VALID | DV_DIRTY | | | | | | | | | | | | | | |

DC_DV_ACCESS Bit Descriptions

| Bit | Name | Description |
|------|----------|--|
| 31:2 | RSVD | Reserved. Set to 0. |
| 1 | DV_VALID | DV Valid. Writes to this register place the value of this bit into the “valid” entry of the DV RAM. Reads return the value of the “valid” entry. The DV RAM Address is determined by the value in DV_RAM_AD (DC Memory Offset 084h[10:0]). |
| 0 | DV_DIRTY | DV Dirty. Writes to this register will place the value of this bit into the “dirty” entry of the dirty/valid RAM. Reads will return the value of the “dirty” entry. The DV RAM Address is determined by the value in DV_RAM_AD (DC Memory Offset 084h[10:0]). |

6.6.10 Graphics Scaling Control Registers

6.6.10.1 DC Graphics Filter Scale (DC_GFX_SCALE)

DC Memory Offset 090h

Type R/W

Reset Value 40004000h

DC_GFX_SCALE Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| V_SCALE | | | | | | | | | | | | | | | | H_SCALE | | | | | | | | | | | | | | | |

DC_GFX_SCALE Bit Descriptions

| Bit | Name | Description |
|-------|---------|---|
| 31:16 | V_SCALE | <p>Vertical Filter Scale. The value in this field, represents the number of vertical lines of source data that are consumed for every line of filtered data produced by the scaler filter. This field is treated as a rational number, with the decimal point between bits 30 and 29. To determine the value to be programmed into this field, use the following formula:</p> $V_SCALE = (V_SOURCE / (V_DEST-1)) \ll 14$ <p>Where V_SOURCE is the height (in scan lines) of the frame buffer and V_DEST is the height (in scan lines) of the destination field.</p> <p>The default value of this field (4000h) represents 1:1 scaling. This value must be programmed when the vertical filter is disabled.</p> <p>The value in this field must not exceed 8000h, which represents a 2:1 downscale ratio. If the width of the source image is more than 1024 pixels, scaling is not supported.</p> |
| 15:0 | H_SCALE | <p>Horizontal Filter Scale. The value in this field, represents the number of (horizontal) pixels of source data that are consumed for every pixel of data produced by the scaler filter. This field is treated as a rational number, with the decimal point between bits 14 and 13. To determine the value to be programmed into this field, use the following formula:</p> $H_SCALE = (H_SOURCE/(H_DEST-1)) \ll 14$ <p>Where H_SOURCE is the width (in pixels) of the frame buffer and H_DEST is the width (in pixels) of the destination image.</p> <p>The default value of this field (4000h) represents 1:1 scaling. This value must be programmed when the horizontal filter is disabled.</p> <p>The value in this field must never exceed 8000h, which represents a 2:1 horizontal downscale. If the width of the source image is greater than 1024 pixels, scaling is not supported.</p> |

6.6.10.2 DC IRQ/Filter Control (DC_IRQ_FILT_CTL)

DC Memory Offset 094h

Type R/W

Reset Value 00000000h

DC_IRQ_FILT_CTL Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|-------------|----|----------------------|------|------------|----|----|----|----|----|----|----|----|----|------|----------------|------|----------|---------|------------|------|-----------|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | LINEBUF_SEL | | INTERLACE_ADDRESSING | RSVD | LINE_COUNT | | | | | | | | | | RSVD | ALPHA_FILT_ENA | RSVD | FILT_ENA | INTL_EN | H_FILT_SEL | RSVD | FILT_ADDR | | | | | | | | | |

DC_IRQ_FILT_CTL Bit Descriptions

| Bit | Name | Description |
|-------|----------------------|--|
| 31 | RSVD | Reserved. |
| 30:29 | LINEBUF_SEL | Line Buffer Select. When LINEBUF_REG_EN[0] is set (bit 9 = 1), the coefficient RAM address bits (FILT_ADDR, bits [7:0]) and the Filter Coefficient Data registers (DC Memory Offset 098h and 09Ch) can be used to read and write the line buffer or flicker filter RAMs. This field selects which of the three line buffer RAMs (or two flicker filter RAMs) is to be accessed. |
| 28 | INTERLACE_ADDRESSING | Interlace Addressing. This bit indicates whether each field should be vertically decimated when interlacing. If this bit is set, each field of the interlaced frame will include every other line of the original (unscaled) frame buffer image. The flicker filter and scaler filter should both be disabled if this bit is set. |
| 27 | RSVD | Reserved. |
| 26:16 | LINE_COUNT | Interrupt Line Count. This value determines which scan line will trigger a line count interrupt. When the DC's display engine reaches the line number determined by this value, it will assert an interrupt if IRQ_MASK is cleared (DC Memory Offset 0C8h[0] = 0). |
| 15 | RSVD | Reserved. |
| 14 | ALPHA_FILT_ENA | Alpha Filter Enable. Settings written to this field will not take effect until the start of the following frame or interlaced field. Setting this bit to 1 enables the scaler filter for the alpha channel. This filter is provided to support scaling and interlacing of graphics data. If the graphics filter is disabled or this bit is cleared, the alpha channel is not filtered; a nearest-neighbor mechanism is used instead. This can provide cleaner transitions between regions with significantly different alpha values. |
| 13 | RSVD | Reserved. |
| 12 | FILT_ENA | Graphics Filter Enable. Settings written to this field will not take effect until the start of the following frame or interlaced field. Setting this bit to 1 enables the graphics scaler filter; This filter is provided to support scaling and interlacing of graphics data. |

DC_IRQ_FILTER_CTL Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|--------------|---|
| 11 | INTL_EN | Interlace Enable. Settings written to this field will not take effect until the start of the following frame or interlaced field. Setting this bit to 1 configures the output to interlaced mode. In this mode, the vertical timings are based on the even timing registers for every other field. This bit must be set if the flicker filter or address interlacing is enabled. When using the VGA and interlacing, the scaler must also be used (i.e., bit 12 of this register must be set). |
| 10 | H_FILTER_SEL | Horizontal Filter Select. Setting this bit to 1 allows access to the horizontal filter coefficients via this register and the Filter Data Registers (DC Memory Offset 098h and 09Ch). When this bit is cleared, the vertical filter coefficients are accessed instead. |
| 9:8 | RSVD | Reserved. |
| 7:0 | FILTER_ADDR | Filter Coefficient Address. This indicates which filter location is accessed through reads and writes of the DC Filter Coefficient Data Register 1 (DC Memory Offset 098h). |

6.6.10.3 DC Filter Coefficient Data Register 1 (DC_FILTER_COEFF1)

DC Memory Offset 098h

Type R/W

Reset Value xxxxxxxh

Any read or write of this register causes a read or write of the horizontal or filter coefficient RAM. If this occurs while the display is active, improper filtering of an output pixel can occur, which may cause temporary visual artifacts (speckling). To avoid this, either disable the display or avoid accessing this register unless during vertical blank.

DC_FILTER_COEFF1 Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|------|----|----|----|----|----|------|----|----|----|----|----|------|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | TAP3 | | | | | | TAP2 | | | | | | TAP1 | | | | | | | | | | | | | | | | | |

DC_FILTER_COEFF1 Bit Descriptions

| Bit | Name | Description |
|-------|------|--|
| 31:30 | RSVD | Reserved. Set to 0. |
| 29:20 | TAP3 | Tap 3 Coefficient. This coefficient is used for the third tap in the filter (the lower tap of the vertical filter or the center tap of the horizontal filter). Each of the four components of the pixel color (Red, Green, Blue, and Alpha, if available) is expanded to 8 bits and then multiplied by this value before being summed with the weighted results of the other filter taps. |
| 19:10 | TAP2 | Tap 2 Coefficient. This coefficient is used for the second tap in the filter (the center tap of the vertical filter or the second tap from the left in the horizontal filter). |
| 9:0 | TAP1 | Tap 1 Coefficient. This coefficient is used for the first tap in the filter (the upper tap of the vertical filter or the leftmost tap of the horizontal filter). |

6.6.10.4 DC Filter Coefficient Data Register 2 (DC_FILT_COEFF2)

DC Memory Offset 09Ch

Type R/W

Reset Value xxxxxxxxh

Any read or write of this register causes a read or write of the horizontal or filter coefficient RAM. If this occurs while the display is active, improper filtering of an output pixel can occur, which may cause temporary visual artifacts (speckling). To avoid this, either disable the display or avoid accessing this register unless during vertical blank.

DC_FILT_COEFF2 Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|------|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | TAP5 | | | | | | | | | | TAP4 | | | | | | | | | |

DC_FILT_COEFF2 Bit Descriptions

| Bit | Name | Description |
|-------|------|---|
| 31:20 | RSVD | Reserved. Set to 0. This field is used only when reading or writing the Line Buffer Register. |
| 19:10 | TAP5 | Tap 5 Coefficient. This coefficient is used for the fifth tap (rightmost) in the horizontal filter. |
| 9:0 | TAP4 | Tap 4 Coefficient. This coefficient is used for the fourth tap (second from the right) in the horizontal filter. |

6.6.11 VBI Control Registers

6.6.11.1 DC VBI Even Control (DC_VBI_EVEN_CTL)

DC Memory Offset 0A0h

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VBI_EVEN_CTL Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|--------|--------|---------|-----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VBI_SIG_EN | VBI_16 | VBI_UP | VBI_ENA | VBI_EVEN_OFFSET | | | | | | | | | | | | | | | | | | | | | | | 0 | | | | |

DC_VBI_EVEN_CTL Bit Descriptions

| Bit | Name | Description |
|-----|------------|---|
| 31 | VBI_SIG_EN | VBI Signature Enable. This bit allows the CRC engine at the output of the DC to be used to check VBI data instead of graphics data. When this bit is set, the CRC is generated based only on VBI data; when cleared, only graphics data is used for the CRC calculation. |
| 30 | VBI_16 | VBI 16-bit Enable. When set, VBI data is sent 16 bits per Dot clock. When clear, VBI data is sent 8 bits per Dot clock. |
| 29 | VBI_UP | VBI Upscale. When set, the VBI data is upscaled by 2. This is accomplished by repeating data twice. |

DC_VBI_EVEN_CTL Bit Descriptions (Continued)

| Bit | Name | Description |
|------|-----------------|---|
| 28 | VBI_ENA | VBI Enable. Setting this bit to 1 enables VBI (Vertical Blank Interrupt) data. This is a data stream that is placed in the off-screen region at the start of each field. This data is passed through the graphics output path, but is not filtered or modified in any way. |
| 27:0 | VBI_EVEN_OFFSET | VBI Even Address Offset. Indicates the starting offset for VBI data for even fields. This address must be QWORD aligned; the low three bits are always 0. If interlacing is disabled, this offset is used for VBI data. |

6.6.11.2 DC VBI Odd Control (DC_VBI_ODD_CTL)

DC Memory Offset 0A4h

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VBI_ODD_CTL Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | VBI_ODD_OFFSET | | | | | | | | | | | | | | 0 | | | | | | | | | | | | | | |

DC_VBI_ODD_CTL Bit Descriptions

| Bit | Name | Description |
|-------|----------------|--|
| 31:28 | RSVD | Reserved. Set to 0. |
| 27:0 | VBI_ODD_OFFSET | VBI Odd Address Offset. Indicates the starting offset for VBI data for odd fields. This address must be QWORD aligned; the low three bits are always 0. If interlacing is disabled, the even offset is used for VBI data. |

6.6.11.3 DC VBI Horizontal Control (DC_VBI_HOR)

DC Memory Offset 0A8h

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VBI_HOR Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|-----------|----|----|----|----|----|----|----|----|----|------|----|----|-------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | VBI_H_END | | | | | | | | | | RSVD | | | VBI_H_START | | | | | | | | | | | | | | | |

DC_VBI_HOR Bit Descriptions

| Bit | Name | Description |
|-------|-------------|--|
| 31:28 | RSVD | Reserved. Set to 0. |
| 27:16 | VBI_H_END | VBI Horizontal End. Specifies the horizontal end position for VBI data minus 1 pixel. |
| 15:12 | RSVD | Reserved. Set to 0. |
| 11:0 | VBI_H_START | VBI Horizontal Start. Specifies the horizontal start position for VBI data minus 1 pixel. |

6.6.11.4 DC VBI Odd Line Enable (DC_VBI_LN_ODD)

DC Memory Offset 0ACh

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VBI_LN_ODD Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------------|----|----|----|----|----|----|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|------|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LN_OFFSET_ODD | | | | | | | LN_EN_ODD | | | | | | | | | | | | | | | | | | | RSVD | | | | | |

DC_VBI_LN_ODD Bit Descriptions

| Bit | Name | Description |
|-------|---------------|---|
| 31:25 | LN_OFFSET_ODD | Odd Line Offset. Specifies the offset (in lines) of the start of VBI data from the initial edge of VSYNC. This field is not used if interlacing is disabled. This field must be set to a value of 126 or less. |
| 24:2 | LN_EN_ODD | Odd Line Enable. Each of the bits in this field corresponds to a line (24-2) of VBI data. Setting a bit in this field to 1 enables the corresponding line of VBI data in the odd field. This field is not used if interlacing is disabled. |
| 1:0 | RSVD | Reserved. Set to 0. |

6.6.11.5 DC VBI Even Line Enable (DC_VBI_LN_EVEN)

DC Memory Offset 0B0h

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_VBI_LN_EVEN Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|----------------|----|----|----|----|----|----|------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|------|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LN_OFFSET_EVEN | | | | | | | LN_EN_EVEN | | | | | | | | | | | | | | | | | | | RSVD | | | | | |

DC_VBI_LN_EVEN Bit Descriptions

| Bit | Name | Description |
|-------|----------------|--|
| 31:25 | LN_OFFSET_EVEN | Even Line Offset. Specifies the offset (in lines) of the start of VBI data from the initial edge of VSYNC. This field is used for all frames if interlacing is disabled. This field must be set to a value of 126 or less. |
| 24:2 | LN_EN_EVEN | Even Line Enable. Each of the bits in this field corresponds to a line (24-2) of VBI data. Setting a bit in this field to 1 enables the corresponding line of VBI data in the even field. This field is used for all frames if interlacing is disabled. |
| 1:0 | RSVD | Reserved. Set to 0. |

6.6.11.6 DC VBI Pitch and Size (DC_VBI_PITCH)

DC Memory Offset 0B4h
 Type R/W
 Reset Value xxxxxxxxh

DC_VBI_PITCH Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----------|----|----|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | VBI_Size | | | | | | | | | | VBI_Pitch | | | | | | | | | | | | | | | |

DC_VBI_PITCH Bit Descriptions

| Bit | Name | Description |
|-------|-----------|---|
| 31:26 | RSVD | Reserved. Set to 0. |
| 25:16 | VBI_SIZE | VBI Data Size. Indicates how many QWORDS of data to fetch from memory for each line of VBI |
| 15:0 | VBI_PITCH | VBI Data Pitch. Indicates how many QWORDS of memory space to increment when moving from the start of one active VBI line to the start of the next. |

6.6.12 Color Key Control Registers

6.6.12.1 DC Color Key (DC_CLR_KEY)

DC Memory Offset 0B8h
 Type R/W
 Reset Value 00000000h

DC_CLR_KEY Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|------------|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | CLR_KEY_EN | CLR_KEY | | | | | | | | | | | | | | | | | | | | | | | |

DC_CLR_KEY Bit Descriptions

| Bit | Name | Description |
|-------|------------|--|
| 31:25 | RSVD | Reserved. Set to 0. |
| 24 | CLR_KEY_EN | Color Key Enable. This bit enables color key detection in the DC. When this bit is set, the DC adjusts the alpha value of pixels whose 24-bit RGB values match the value in CLR_KEY (bits [23:0]). A mask is also provided in CLR_KEY_MASK (DC Memory Offset 0BCh[23:0]) to indicate which bits can be ignored when performing this match. Color key detection is performed after the data has been decompressed and the cursor has been overlaid, but before scaling and filtering take place. |
| 23:0 | CLR_KEY | Color Key. This field represents the RGB value that will be compared to DC pixels when performing color key detection. |

6.6.12.2 DC Color Key Mask (DC_CLR_KEY_MASK)

DC Memory Offset 0BCh
 Type R/W
 Reset Value 00xxxxxxh

DC_CLR_KEY_MASK Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | CLR_KEY_MASK | | | | | | | | | | | | | | | | | | | | | | | |

DC_CLR_KEY_MASK Bit Descriptions

| Bit | Name | Description |
|-------|--------------|--|
| 31:24 | RSVD | Reserved. Set to 0. |
| 23:0 | CLR_KEY_MASK | Color Key Mask. This field is ANDed with both the pixel and the color key value (in DC_CLR_KEY, DC Memory Offset 0B8h[23:0]) before comparing the values. This allows the value of some bits to be ignored when performing the match. |

6.6.12.3 DC Color Key Horizontal Position (DC_CLR_KEY_X)

DC Memory Offset 0C0h
 Type R/W
 Reset Value 00000000h

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_CLR_KEY_X Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|---------------|----|----|----|----|----|----|----|------|----|----|----|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | CLR_KEY_X_END | | | | | | | | RSVD | | | | CLR_KEY_X_START | | | | | | | | | | | | | | | |

DC_CLR_KEY_X Bit Descriptions

| Bit | Name | Description |
|-------|-----------------|---|
| 31:27 | RSVD | Reserved. Set to 0. |
| 26:16 | CLR_KEY_X_END | Color Key Horizontal End. This field indicates the horizontal end position of the color key region minus 1. This represents the first pixel past the end of the color key region. This field is 0-based; the upper left pixel of the screen is represented by (0,0). |
| 15:11 | RSVD | Reserved. Set to 0. |
| 10:0 | CLR_KEY_X_START | Color Key Horizontal Start. This field represents the horizontal start position of the color key region minus 1. This represents the first pixel within the color key region. |

6.6.12.4 DC Color Key Vertical Position (DC_CLR_KEY_Y)

DC Memory Offset 0C4h
 Type R/W
 Reset Value 00000000h

Settings written to this register do not take effect until the start of the following frame or interlaced field.

DC_CLR_KEY_Y Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|---------------|----|----|----|----|----|----|----|------|----|----|----|-----------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | CLR_KEY_Y_END | | | | | | | | RSVD | | | | CLR_KEY_Y_START | | | | | | | | | | | | | | | |

DC_CLR_KEY_Y Bit Descriptions

| Bit | Name | Description |
|-------|-----------------|--|
| 31:27 | RSVD | Reserved. Set to 0. |
| 26:16 | CLR_KEY_Y_END | Color Key Vertical End. This field represents the vertical end position of the color key region minus 1. This represents the first line past the end of the color key region. |
| 15:11 | RSVD | Reserved. Set to 0. |
| 10:0 | CLR_KEY_Y_START | Color Key Vertical Start. This field represents the vertical start position of the color key region minus 1. This represents the first line within the color key region. |

6.6.12.5 DC Interrupt (DC_IRQ)

DC Memory Offset 0C8h
 Type R/W
 Reset Value 00000003h

DC_IRQ Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------------|-----|------|----|----|----|----|----|---|---|---|---|---|---|---|---|-------------------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | VIP_VSYNC_LOSS_IRQ | IRQ | RSVD | | | | | | | | | | | | | | VIP_VSYNC_LOSS_IRQ_MASK | IRQ_MASK |

DC_IRQ Bit Descriptions

| Bit | Name | Description |
|-------|-------------------------|---|
| 31:18 | RSVD | Reserved. Set to 0. |
| 17 | VIP_VSYNC_LOSS_IRQ | VIP VSYNC Loss IRQ. If set to 1, this field indicates that while GenLock was enabled, GenLock timeout was enabled, and the DC reached the end of a frame and detected VIP_VIDEO_OK (DC Memory Offset D4h[23]) inactive. As a result of this condition, the DC began display of a field/frame based on its own timings. |
| 16 | IRQ | IRQ Status. If set to 1, this field indicates that the vertical counter has reached the value set in the IRQ/Filter Control Register. The state of the IRQ_MASK, bit 0, will not prevent this bit from being set. To clear the interrupt, write a 1 to this bit. |
| 15:2 | RSVD | Reserved. Set to 0. |
| 1 | VIP_VSYNC_LOSS_IRQ_MASK | VIP VSYNC Loss IRQ Mask. Masks generation of an interrupt in the event that the DC reaches the end of a frame with GenLock enabled and GenLock timeout enabled and determines that the VIP_VIDEO_OK (DC Memory Offset D4h[23]) input is inactive. |
| 0 | IRQ_MASK | IRQ Mask. Setting this bit to 1 prevents the Display Controller from generating an interrupt signal when the vertical counter reaches the value programmed in DC_IRQ_FILT_CTL (DC Memory Offset 094h). Clearing this bit disables interrupt generation, but will NOT prevent IRQ, bit 16, from being set. |

6.6.13 Interrupt and GenLock Registers

6.6.13.1 DC GenLock Control (DC_GENLK_CTL)

DC Memory Offset 0D4h

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the frame or interlaced field after the timing register update bit (DC Memory Offset 008h[6]) is set.

DC_GENLK_CTL Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----------|----|----|----|------|----|----------------|----------|--------------|----------------|-----------|----------------|-------------|----------|-----------|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| FLICK_SEL | | | | RSVD | | ALPHA_FLICK_EN | FLICK_EN | VIP_VIDEO_OK | GENLOCK_ACTIVE | SKEW_WAIT | VIP_VSYNC_WAIT | GENLK_TO_EN | GENLK_EN | GENLK_SKW | | | | | | | | | | | | | | | | | |

DC_GENLK_CTL Bit Descriptions

| Bit | Name | Description |
|-------|---------------------|--|
| 31:28 | FLICK_SEL | Flicker Filter Select. When the flicker filter is enabled (FLICK_EN, bit 24 = 1), this field selects the weighting of the three taps in this vertical filter: 0000: 0, 1, 0 (top, middle, bottom) 0001: 1/16, 7/8, 1/16 0010: 1/8, 3/4, 1/8 0100: 1/4, 1/2, 1/4 0101: 5/16, 3/8, 5/16 All other combinations in this field are reserved. |
| 27:26 | RSVD | Reserved. Set to 0. |
| 25 | ALPHA_FLICK_EN | Alpha Flicker Filter Enable. If set, this bit enables flicker filtering of the alpha value when the flicker filter is enabled (FLICK_EN, bit 24 = 1). If the flicker filter is enabled and this bit is cleared, the alpha value of the center pixel is passed through the flicker filter unchanged. |
| 24 | FLICK_EN | Flicker Filter Enable. Enables the 3-tap vertical flicker filter (primarily used for interlaced modes). When set, the graphics output is filtered vertically using the coefficients as indicated in bits [22:21]. When clear, no flicker filtering is performed. |
| 23 | VIP_VIDEO_OK (RO) | VIP Video OK (Read Only). This bit indicates the state of the internal VIP VIDEO_OK input. This signal is driven by the VIP to indicate that the VIP is detecting a valid input stream. |
| 22 | GENLOCK_ACTIVE (RO) | GenLock Active (Read Only). This bit indicates that the current (or most recent) field/frame was initiated as the result of an active VIP VSYNC. The state of this bit will change coincident with the activation of the VSYNC output. If the VSYNC output occurs as the result of a timeout condition, this bit will be cleared. If GenLock is not enabled (GENLK_EN, bit 18 = 0), this bit will be cleared. |
| 21 | SKEW_WAIT (RO) | Skew Wait (Read Only). This status bit indicates that the DC has received a VSYNC from the VIP and that the skew counter is running. This bit is set when the VIP_VSYNC input is set and cleared when the skew counter expires. |

DC_GENLK_CTL Bit Descriptions (Continued)

| Bit | Name | Description |
|------|---------------------|--|
| 20 | VIP_VSYNC_WAIT (RO) | VIP VSYNC Wait (Read Only). If set to 1 this status bit indicates that the DC has completed a field or frame and is waiting for the VIP's VSYNC to go active before beginning another frame. Typically, this will occur only if the VIP_VIDEO_OK (bit 23) input is active or the GENLOCK_TO_EN (bit 19) is inactive. |
| 19 | GENLK_TO_EN | GenLock Time Out Enable. Setting this bit allows the DC to revert to its own internal timer if a loss of sync is detected by the VIP. This allows for seamless operation of the DC in GenLock mode when the VIP input becomes unstable. Clearing this bit forces the DC to wait for a VSYNC signal from the VIP even if the VIP indicates a loss of sync. |
| 18 | GENLK_EN | GenLock Enable. When set to 1, the DC resets to the start of the frame/field upon receipt of a rising edge on the VIP_VSYNC signal. |
| 17:0 | GENLK_SKW | GenLock Skew. This value indicates how many Dot clocks to delay the internal recognition of the VIP VSYNC by the DC when GenLock is enabled. If GenLock timeout is also enabled (GENLK_TO_EN, bit 19 = 1), internal recognition of VSYNC occurs immediately upon timeout (without allowing this skew time to elapse after the timeout is detected.) This allows seamless transition from a VIP-supplied VSYNC to an internally-determined VSYNC, while still allowing for a delay in timeout detection. |

6.6.14 Even Field Video Address Registers

6.6.14.1 DC Even Field Video Y Start Address Offset (DC_VID_EVEN_Y_ST_OFFSET)

DC Memory Offset 0D8h

Type R/W

Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the next even interlaced field.

DC_VID_EVEN_Y_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | | | | |

DC_VID_EVEN_Y_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|---|
| 31:28 | RSVD | Reserved. Set to 0. |
| 27:0 | OFFSET | Video Y Even Buffer Start Offset. This value represents the starting location for Video Y Buffer for even fields when interlacing is enabled. This field is not used when interlacing is disabled (DC Memory Offset 094h[11] = 0). This value represents the starting location for Video Y Buffer for even fields when interlacing is enabled (DC Memory Offset 094h[11] = 1). The lower five bits should always be programmed as zero so that the start offset is aligned to a 32-byte boundary. If YUV 4:2:2 mode is selected (DC Memory Offset 004h[20] = 0), the Video Y Buffer is used as a singular buffer holding interleaved Y, U and V data. If YUV 4:2:0 is selected (DC Memory Offset 004h[20] = 1), the Video Y Buffer is used to hold only Y data while U and V data are stored in separate buffers. |

6.6.14.2 DC Even Field Video U Start Address Offset (DC_VID_EVEN_U_ST_OFFSET)

DC Memory Offset 0DCh
 Type R/W
 Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the next even interlaced field.

DC_VID_EVEN_U_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | | | | |

DC_VID_EVEN_U_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|--|
| 31:28 | RSVD | Reserved. Set to 0. |
| 27:0 | OFFSET | Video U Even Buffer Start Offset. This value represents the starting location for Video U Buffer for even fields when interlacing is enabled (DC Memory Offset 094h[11] = 1) and YUV 4:2:0 mode is selected (DC Memory Offset 004h[20] = 1). The lower five bits should always be programmed as zero so that the start offset is aligned to a 32-byte boundary. |

6.6.14.3 DC Even Field Video V Start Address Offset (DC_VID_EVEN_V_ST_OFFSET)

DC Memory Offset 0E0h
 Type R/W
 Reset Value xxxxxxxxh

Settings written to this register do not take effect until the start of the next even interlaced field.

DC_VID_EVEN_V_ST_OFFSET Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | OFFSET | | | | | | | | | | | | | | | | | | | | | | | | | | | |

DC_VID_EVEN_V_ST_OFFSET Bit Descriptions

| Bit | Name | Description |
|-------|--------|---|
| 31:28 | RSVD | Reserved. Set to 0. |
| 27:0 | OFFSET | Video V Even Buffer Start Offset. This value represents the starting location for Video V Buffer for even fields when interlacing is enabled (DC Memory Offset 094h[11] = 1) and YUV 4:2:0 is selected (DC Memory Offset 004h[20] = 1). The lower five bits should always be programmed as zero so that the start offset is aligned to a 32-byte boundary. |

6.6.15 Even Field Vertical Timing Registers

6.6.15.1 DC Vertical and Total Timing for Even Fields (DC_V_ACTIVE_EVEN_TIMING)

DC Memory Offset 0E4h
 Type R/W
 Reset Value xxxxxxxxh

This register contains vertical active and total timing information. These parameters pertain ONLY to even fields in interlaced display modes (The DC_V_ACTIVE_TIMING register (DC Memory Offset 050h) will take effect for odd fields in interlaced display modes.) Settings written to this register will not take effect until the start of the frame or interlaced field after the timing register update bit is set (DC Memory Offset 008h[6] = 1).

DC_V_ACTIVE_EVEN_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|---------|----|----|----|----|----|----|----|------|----|----|----|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | V_TOTAL | | | | | | | | RSVD | | | | V_ACTIVE | | | | | | | | | | | | | | | |

DC_V_ACTIVE_EVEN_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|----------|---|
| 31:27 | RSVD | Reserved. These bits should be programmed to zero. |
| 26:16 | V_TOTAL | Vertical Total. This field represents the total number of lines for a given frame scan minus 1. Note that the value is necessarily greater than the V_ACTIVE field (bits 10:0) because it includes border lines and blanked lines. |
| 15:11 | RSVD | Reserved. These bits should be programmed to zero. |
| 10:0 | V_ACTIVE | <p>Vertical Active. This field represents the total number of lines for the displayed portion of a frame scan minus 1. Note that for flat panels, if this value is less than the panel active vertical resolution (V_PANEL), the parameters V_BLANK_START, V_BLANK_END, V_SYNC_START, and V_SYNC_END should be reduced by the following value (V_ADJUST) to achieve vertical centering:</p> $V_ADJUST = (V_PANEL - V_ACTIVE) / 2$ <p>If graphics scaling is enabled (and interleaved display is enabled), this value represents the height of the final (scaled) field to be displayed. The height of the frame buffer image may be different in this case; FB_ACTIVE (DC Memory Offset 5Ch) is used to program the horizontal and vertical active values in the frame buffer when graphics scaling is enabled.</p> |

6.6.15.2 DC CRT Vertical Blank Timing for Even Fields (DC_V_BLANK_EVEN_TIMING)

DC Memory Offset 0E8h

Type R/W

Reset Value xxxxxxxxh

This register contains vertical blank timing information. All values are specified in lines. This register is used ONLY for even fields in interlaced display modes. Settings written to this register do not take effect until the start of the frame or interlaced field after the timing register update bit is set (DC Memory Offset 008h[6] = 1).

DC_V_BLANK_EVEN_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-------------|----|----|----|----|----|----|----|------|----|----|----|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | V_BLANK_END | | | | | | | | RSVD | | | | V_BLANK_START | | | | | | | | | | | | | | | |

DC_V_BLANK_EVEN_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|---------------|--|
| 31:27 | RSVD | Reserved. These bits should be programmed to zero. |
| 26:16 | V_BLANK_END | Vertical Blank End. This field represents the line at which the vertical blanking signal becomes inactive minus 1. If the display is interlaced, no border is supported, so this value should be identical to V_TOTAL (DC Memory Offset 0E4h[26:16]). |
| 15:11 | RSVD | Reserved. These bits should be programmed to zero. |
| 10:0 | V_BLANK_START | Vertical Blank Start. This field represents the line at which the vertical blanking signal becomes active minus 1. If the display is interlaced, this value should be programmed to V_ACTIVE (DC Memory Offset 0E4h[10:0]) plus 1. |

6.6.15.3 DC CRT Vertical Sync Timing for Even Fields (DC_V_SYNC_EVEN_TIMING)

DC Memory Offset 0ECh

Type R/W

Reset Value xxxxxxxxh

This register contains CRT vertical sync timing information. All values are specified in lines. This register is used ONLY for even fields in interlaced modes. Settings written to this register do not take effect until the start of the frame or interlaced field after the timing register update bit is set (DC Memory Offset 008h[6] = 1).

DC_V_SYNC_EVEN_TIMING Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|------------|----|----|----|----|----|----|----|------|----|----|----|--------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | V_SYNC_END | | | | | | | | RSVD | | | | V_SYNC_START | | | | | | | | | | | | | | | |

DC_V_SYNC_EVEN_TIMING Bit Descriptions

| Bit | Name | Description |
|-------|--------------|---|
| 31:27 | RSVD | Reserved. These bits should be programmed to zero. |
| 26:16 | V_SYNC_END | Vertical Sync End. This field represents the line at which the CRT vertical sync signal becomes inactive minus 1. |
| 15:11 | RSVD | Reserved. These bits should be programmed to zero. |
| 10:0 | V_SYNC_START | Vertical Sync Start. This field represents the line at which the CRT vertical sync signal becomes active minus 1. For interlaced display, note that the vertical counter is incremented twice during each line and since there are an odd number of lines, the vertical sync pulse will trigger in the middle of a line for one field and at the end of a line for the subsequent field. |

6.6.16 VGA Block Configuration Registers

6.6.16.1 VGA Configuration (VGA_CONFIG)

DC Memory Offset 100h
 Type R/W
 Reset Value 00000000h

This register controls palette write operations.

VGA_CONFIG Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|-------|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | | | | | | | | | | | | | | | | | | | | | | | | | | WPPAL | | | | |

VGA_CONFIG Bit Descriptions

| Bit | Name | Description |
|------|-------|---|
| 31:1 | RSVD | Reserved. Set to 0. |
| 0 | WPPAL | Write Protect Palette. If set to 1, VGA palette write operations are NOT written to the palette RAMs. Palette writes behave normally, except that the data is discarded. |

6.6.16.2 VGA Status (VGA_STATUS)

DC Memory Offset 104h
 Type RO
 Reset Value 00000000h

This register provides status information for the individual SMI events enabled in the VGA_CONFIG register (DC Memory Offset 100h), as well as certain other status bits. Reading this register clears all active events.

VGA_STATUS Register Map

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|-----------|----|----|----|------|----|-------|----|----|----|----|----|------|----|----|----|----|-------|--------|------------|------------|----------|----------|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RSVD | | BLINK_CNT | | | | RSVD | | V_CNT | | | | | | RSVD | | | | | VSYNC | DISPEN | CRTCIO_SMI | VBLANK_SMI | ISR0_SMI | MISC_SMI | | | | | | | |

VGA_STATUS Bit Descriptions

| Bit | Name | Description |
|-------|------------|--|
| 31:30 | RSVD | Reserved. |
| 29:24 | BLINK_CNT | Blink Counter Value. Unsynchronized, used as a simulation aid. |
| 23:22 | RSVD | Reserved. |
| 21:12 | V_CNT | Vertical Counter Value. Unsynchronized, used as a simulation aid. |
| 11:6 | RSVD | Reserved. |
| 5 | VSYNC | VSYNC. 1 if VSYNC is active (copy of bit 3 of ISR1). |
| 4 | DISPEN | Display Enable. 0 if both horizontal and vertical display enable are active (copy of bit 0 of ISR1). |
| 3 | CRTCIO_SMI | CRTC Register SMI. If = 1, an SMI was generated due to an I/O read or write to a non-implemented CRTC register. |

VGA_STATUS Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|------------|--|
| 2 | VBLANK_SMI | VBLANK SMI. If = 1, an SMI was generated due to leading edge vertical blank. |
| 1 | ISR0_SMI | Input Status Register 0 SMI. If = 1, an SMI was generated from an I/O IN to Input Status Register 0. |
| 0 | MISC_SMI | Miscellaneous Output Register SMI. If = 1, an SMI was generated from an I/O OUT to the Miscellaneous Output Register. |

6.6.17 VGA Block Standard Registers

6.6.17.1 VGA Miscellaneous Output

| | |
|---------------|------|
| Read Address | 3CCh |
| Write Address | 3C2h |
| Type | R/W |
| Reset Value | 02h |

VGA Miscellaneous Output Register Bit Descriptions

| Bit | Name | Description |
|-----|-------------|--|
| 7 | VSYNC_POL | Vertical Sync Polarity. Selects a positive-going VSYNC pulse (bit = 0) or a negative-going VSYNC pulse (bit = 1). |
| 6 | HSYNC_POL | Horizontal Sync Polarity. Selects a positive-going HSYNC pulse (bit = 0) or a negative-going HSYNC pulse (bit = 1). |
| 5 | PAGE | Page Bit. This bit is used to replace memory address bit A0 as the LSB when bit 1 of the Miscellaneous register (Index 06h[1]) in the VGA Graphics Controller is set to 1. |
| 4 | RSVD | Reserved. |
| 3:2 | CLK_SEL | Clock Select. Selects the VGA pixel clock source. Writes to this register will directly affect the frequency generated by the Dot clock PLLs. The value of this register is sampled when it is written; The Dot clock frequency can be overridden by subsequent writes to the Dot clock PLL controls. If the VGA is disabled or in fixed timing mode, the Dot clock frequency is NOT affected by writes to this register. 00: Selects clock for 640/320 pixels per line (25.175 MHz Dot clock). 01: Selects clock for 720/360 pixels per line (28.325 MHz Dot clock). 10: Reserved. 11: Reserved. |
| 1 | RAM_EN | RAM Enable. Enables the video frame buffer address decode when set to 1. |
| 0 | ID_ADDR_SEL | I/O Address Select. Determines the I/O address of the CRTIC Index and Data registers (Index 3?4h and 3?5h), Feature Control register (Index 3?Ah), and Input Status Register 1 (Index 3?Ah) as follows: ? = B when bit set to 0 (MDA I/O address emulation), ? = D when bit set to 1 (CGA address emulation). |

6.6.17.2 VGA Input Status Register 0

Read Address 3C2h
 Write Address --
 Type R/W
 Reset Value 00h

VGA Input Status Register 0 Bit Descriptions

| Bit | Name | Description |
|-----|------|---|
| 7 | RSVD | Not Implemented. (CRTIC Interrupt Pending) |
| 6:5 | RSVD | Reserved. |
| 4 | RSVD | Not Implemented. (Display Sense) |
| 3:0 | RSVD | Reserved. |

6.6.17.3 VGA Input Status Register 1

Read Address 3BAh or 3DAh
 Write Address --
 Type R/W
 Reset Value 01h

VGA Input Status Register 1 Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7:4 | RSVD | Reserved. |
| 3 | VSYNC | Vertical SYNC. When a 1, indicates that the VSYNC signal is active. |
| 2:1 | RSVD | Reserved. |
| 0 | DISP_EN | Display Enable. Reads as a 0 when both horizontal and vertical display enable are active. Reads as a 1 when either display enable signal is inactive. |

6.6.17.4 VGA Feature Control

Read Address 3CAh
 Write Address 3BAh or 3DAh
 Type R/W
 Reset Value xxh

VGA Feature Control Register Bit Descriptions

| Bit | Name | Description |
|-----|------|------------------|
| 7:0 | RSVD | Reserved. |

6.6.18 VGA Sequencer Registers

The Sequencer registers are accessed by writing an index value to the Sequencer Index register (3C4h) and reading or writing the register using the Sequencer Data register (3C5h).

Table 6-51. VGA Sequencer Registers Summary

| Index | Type | Register | Reset Value | Reference |
|-------|------|--------------------------|-------------|-----------|
| -- | R/W | VGA Sequencer Index | 0xh | Page 358 |
| -- | R/W | VGA Sequencer Data | xxh | Page 358 |
| 00h | R/W | VGA Reset | 00h | Page 358 |
| 01h | R/W | VGA Clocking Mode | 02h | Page 359 |
| 02h | R/W | VGA Map Mask | 00h | Page 359 |
| 03h | R/W | VGA Character Map Select | xxh | Page 360 |
| 04h | R/W | VGA Memory Mode | 02h | Page 360 |

6.6.18.1 VGA Sequencer Index

Index Address 3C4h
 Type R/W
 Reset Value 0xh

VGA Sequencer Index Register Bit Descriptions

| Bit | Name | Description |
|-----|-------|------------------|
| 7:3 | RSVD | Reserved. |
| 2:0 | INDEX | Index. |

6.6.18.2 VGA Sequencer Data

Data Address 3C5h
 Type R/W
 Reset Value xxh

VGA Sequencer Data Register Bit Descriptions

| Bit | Name | Description |
|-----|------|--------------|
| 7:0 | DATA | Data. |

6.6.18.3 VGA Reset

Index 00h
 Type R/W
 Reset Value 00h

VGA Reset Register Bit Descriptions

| Bit | Name | Description |
|-----|--------|---|
| 7:2 | RSVD | Reserved. |
| 1:0 | DIS_EN | Enable Display. Both these bits should be set to 1 (value = 11) to enable display of the VGA screen image. If either of these bits are 0, the display is blanked. The VGA continues to respond to I/O and memory accesses. |

6.6.18.4 VGA Clocking Mode

Index 01h
 Type R/W
 Reset Value 02h

VGA Clocking Mode Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|---|
| 7:6 | RSVD | Reserved. |
| 5 | SCREEN_OFF | Screen Off. Setting this bit to a 1 blanks the screen while maintaining the HSYNC and VSYNC signals. This is intended to allow the CPU full access to the memory bandwidth. This bit must be 0 for the display image to be visible. |
| 4 | RSVD | Not Supported. (Shift4) |
| 3 | DCLK_DIV2 | Dot Clock Divide By 2. When set to 1, the incoming pixel clock is divided by two to form the actual Dot clock. When 0, the incoming pixel clock is used unchanged. |
| 2 | RSVD | Not Supported. (Shift Load) |
| 1 | RSVD | Reserved. Always 1. |
| 0 | CHAR_WIDTH | 8-Dot Character Width. When set to a 1, the character cells in text mode are eight pixels wide. When set to 0, the character cells are nine pixels wide. The 9th pixel is equal to the 8th pixel for character codes C0h-DFh (the line graphics character codes), and is 0 (background) for all other codes. |

6.6.18.5 VGA Map Mask

Index 02h
 Type R/W
 Reset Value 00h

These bits enable (bit = 1) writing to their corresponding bytes in each DWORD of the frame buffer (i.e., EM3 enables byte 3, EM2 enables byte 2, etc.). The four maps or planes correspond to the four bytes in each DWORD of the frame buffer. Reads to all maps are always enabled, and are unaffected by these bits.

VGA Map Mask Register Bit Descriptions

| Bit | Name | Description |
|-----|------|----------------------|
| 7:4 | RSVD | Reserved. |
| 3 | EM3 | Enable Map 3. |
| 2 | EM2 | Enable Map 2. |
| 1 | EM1 | Enable Map 1. |
| 0 | EM0 | Enable Map 0. |

6.6.18.6 VGA Character Map Select

| | |
|-------------|-----|
| Index | 03h |
| Type | R/W |
| Reset Value | xxh |

Character Map A (bits [5,3:2]) and Character Map B (bits [4,1:0]) determine which font tables are used when displaying a character in text mode. When bit 3 of the character's attribute = 1, Character Map A is used; when bit 3 of the character's attribute = 0, Character Map B is used. The font tables are stored in the 64 KB in map 2. There are eight font tables. The character map codes select the font tables as shown in Table 6-52.

VGA Character Map Select Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|----------------------------------|
| 7:6 | RSVD | Reserved. Write as read. |
| 5 | CHAR_AZ | Character Map A bit 2. |
| 4 | CHAR_BZ | Character Map B bit 2. |
| 3:2 | CHAR_A | Character Map A bits 1:0. |
| 1:0 | CHAR_B | Character Map B bits 1:0. |

Table 6-52. Font Table

| Code | Font Table Location in Map 2 | Code | Font Table Location in Map 2 |
|------|------------------------------|------|------------------------------|
| 0 | 8 KB Block 0 | 4 | 8 KB Block 1 |
| 1 | 8 KB Block 2 | 5 | 8 KB Block 3 |
| 2 | 8 KB Block 4 | 6 | 8 KB Block 5 |
| 3 | 8 KB Block 6 | 7 | 8 KB Block 7 |

6.6.18.7 VGA Memory Mode

| | |
|-------------|-----|
| Index | 04h |
| Type | R/W |
| Reset Value | 02h |

VGA Memory Mode Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7:4 | RSVD | Reserved. |
| 3 | CHAIN4 | Chain4. When set to a 1, CPU address bits 1 and 0 are used to select the map or plane in the frame buffer DWORD. For example, if CPU A1:A0 = 3, then map 3 is selected. If CPU A1:A0 = 1, then map 1 is selected. If Chain4 is 0, then the frame buffer addressing is controlled by the CHAIN2 (bit 2). |
| 2 | CHAIN2 | Chain2. When set to a 0, CPU address bit 0 selects between frame buffer maps 0 and 1, or maps 2 and 3, depending on the value in the graphics controller Read Map Select field (Index 04h[1:0]). For example, if CPU A0 is 0, then map 0 (or 2) is selected. |
| 1 | EXT_MEM | Extended Memory. This bit should always be set to a 1. It is a throwback to EGA where the standard frame buffer size was 64 KB and was upgradeable to 256 KB. VGA always has (at least) 256 KB. |
| 0 | RSVD | Reserved. |

6.6.19 VGA CRT Controller Registers

The CRTC registers are accessed by writing an index value to the CRTC Index register (3B4h or 3D4h) and reading or writing the register using the CRTC Data register (3B5h or 3D5h). See the description of the I/O Address Select bit in the Miscellaneous Output register (Section 6.6.17.1 on page 356) for more information on the I/O address of the CRTC registers. The CRT timings are controlled by the CRT Controller registers when the VGA is active. Various third-party VGA adapters implement these registers differently, and so different cards can produce different timings with the same settings. The settings shown in Table 6-53 are recommended for various VGA modes when programming the CRTC registers.

Table 6-53. CRTC Register Settings

| Index | VGA Mode | | | | | | | | | | | | | | |
|-------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 0D | 0E | 0F | 10 | 11 | 12 | 13 |
| 0 | 2D | 2D | 5F | 5F | 2D | 2D | 5F | 5F | 2D | 5F | 5F | 5F | 5F | 5F | 5F |
| 1 | 27 | 27 | 4F | 4F | 27 | 27 | 4F | 4F | 27 | 4F | 4F | 4F | 4F | 4F | 4F |
| 2 | 28 | 28 | 50 | 50 | 28 | 28 | 50 | 50 | 28 | 50 | 50 | 50 | 50 | 50 | 50 |
| 3 | 90 | 90 | 82 | 82 | 90 | 90 | 82 | 82 | 90 | 82 | 82 | 82 | 82 | 82 | 82 |
| 4 | 29 | 29 | 51 | 51 | 29 | 29 | 51 | 51 | 29 | 51 | 51 | 51 | 51 | 51 | 51 |
| 5 | 8E | 8E | 9E | 9E | 8E | 8E | 9E | 9E | 8E | 9E | 9E | 9E | 9E | 9E | 9E |
| 6 | BF | BF | BF | BF | BF | BF | BF | BF | BF | BF | BF | BF | 0B | 0B | BF |
| 7 | 1F | 1F | 1F | 1F | 1F | 1F | 1F | 1F | 1F | 1F | 1F | 1F | 3E | 3E | 1F |
| 8 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| 9 | 4F | 4F | 4F | 4F | C1 | C1 | C1 | 4F | C0 | C0 | 40 | 40 | 40 | 40 | 41 |
| A | 0D | 0D | 0D | 0D | 00 | 00 | 00 | 0D | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| B | 0E | 0E | 0E | 0E | 00 | 00 | 00 | 0E | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| C | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| D | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| E | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| F | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |
| 10 | 9B | 9B | 9B | 9B | 9B | 9B | 9B | 9B | 9B | 9B | 83 | 83 | E9 | E9 | 9B |
| 11 | 8D | 8D | 8D | 8D | 8D | 8D | 8D | 8D | 8D | 8D | 85 | 85 | 8B | 8B | 8D |
| 12 | 8F | 8F | 8F | 8F | 8F | 8F | 8F | 8F | 8F | 8F | 5D | 5D | DF | DF | 8F |
| 13 | 14 | 14 | 28 | 28 | 14 | 14 | 28 | 28 | 14 | 28 | 28 | 28 | 28 | 28 | 28 |
| 14 | 1F | 1F | 1F | 1F | 00 | 00 | 00 | 0F | 00 | 00 | 0F | 0F | 00 | 00 | 40 |
| 15 | 97 | 97 | 97 | 97 | 97 | 97 | 97 | 97 | 97 | 97 | 65 | 65 | E7 | E7 | 98 |
| 16 | B9 | B9 | B9 | B9 | B9 | B9 | B9 | B9 | B9 | B9 | B9 | B9 | 04 | 04 | B9 |
| 17 | A3 | A3 | A3 | A3 | A2 | A2 | C2 | A3 | E3 | E3 | E3 | E3 | C3 | E3 | A3 |
| 18 | FF | FF | FF | FF | FF | FF | FF | FF | FF | FF | FF | FF | FF | FF | FF |

Note: The Extended VGA Registers are accessed through the CRTC interface. This section only discusses the base VGA registers, however. See Section 6.6.23 "VGA Block Extended Registers" on page 384 for more information on the extended registers.

Table 6-54. CRTC Registers Summary

| Index | Type | Register | Reset Value | Reference |
|-------|------|-------------------------------|-------------|-----------|
| -- | R/W | CRTC Index | 00h | Page 362 |
| -- | R/W | CRTC Data | 00h | Page 363 |
| 00h | R/W | Horizontal Total | 00h | Page 363 |
| 01h | R/W | Horizontal Display Enable End | 00h | Page 363 |
| 02h | R/W | Horizontal Blank Start | 00h | Page 363 |
| 03h | R/W | Horizontal Blank End | 00h | Page 364 |
| 04h | R/W | Horizontal Sync Start | 00h | Page 364 |
| 05h | R/W | Horizontal Sync End | 00h | Page 364 |
| 06h | R/W | Vertical Total | 00h | Page 365 |
| 07h | R/W | Overflow | xxh | Page 365 |
| 08h | R/W | Preset Row Scan | 00h | Page 365 |
| 09h | R/W | Maximum Scan Line | 00h | Page 366 |
| 0Ah | R/W | Cursor Start | 00h | Page 366 |
| 0Bh | R/W | Cursor End | 00h | Page 367 |
| 0Ch | R/W | Start Address High | 00h | Page 367 |
| 0Dh | R/W | Start Address Low | 00h | Page 367 |
| 0Eh | R/W | Cursor Location High | 00h | Page 367 |
| 0Fh | R/W | Cursor Location Low | 00h | Page 368 |
| 10h | R/W | Vertical Sync Start | 00h | Page 368 |
| 11h | R/W | Vertical Sync End | 00h | Page 368 |
| 12h | R/W | Vertical Display Enable End | 00h | Page 369 |
| 13h | R/W | Offset | 00h | Page 369 |
| 14h | R/W | Underline Location | 00h | Page 369 |
| 15h | R/W | Vertical Blank Start | 00h | Page 370 |
| 16h | R/W | Vertical Blank End | 00h | Page 370 |
| 17h | R/W | CRTC Mode Control | 00h | Page 370 |
| 18h | R/W | Line Compare | 00h | Page 372 |
| 22h | R/W | CPU Data Latch State | 00h | Page 372 |
| 24h | R/W | Attribute Index/Data FF State | 00h | Page 372 |
| 26h | R/W | Attribute Index State | xxh | Page 373 |

6.6.19.1 CRTC Index

Index Address 3B4h or 3D4h

Type R/W

Reset Value 00h

CRTC Index Register Bit Descriptions

| Bit | Name | Description |
|-----|-------|-------------|
| 7 | RSVD | Reserved. |
| 6:0 | INDEX | Index. |

6.6.19.2 CRTC Data

Data Address 3B5h or 3D5h
 Type R/W
 Reset Value 00h

CRTC Data Register Bit Descriptions

| Bit | Name | Description |
|-----|------|------------------|
| 7 | RSVD | Reserved. |
| 6:0 | DATA | Data. |

6.6.19.3 Horizontal Total

Index 00h
 Type R/W
 Reset Value 00h

Horizontal Total Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|---|
| 7:0 | H_TOTAL | Horizontal Total. This value specifies the number of character clocks per horizontal scan line minus 5. It determines the horizontal line rate/period. |

6.6.19.4 Horizontal Display Enable End

Index 01h
 Type R/W
 Reset Value 00h

Horizontal Display Enable End Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|---|
| 7:0 | H_DISP_END | Horizontal Display Enable End. This value specifies the number of displayed characters minus 1. It determines the width of the horizontal display enable signal. |

6.6.19.5 Horizontal Blank Start

Index 02h
 Type R/W
 Reset Value 00h

Horizontal Blank Start Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|--|
| 7:0 | H_BLANK_ST | Horizontal Blank Start. This value specifies the character position on the line where the horizontal blanking signal goes active. |

6.6.19.6 Horizontal Blank End

Index 03h
 Type R/W
 Reset Value 00h

Horizontal Blank End Register Bit Descriptions

| Bit | Name | Description |
|-----|-------------------|---|
| 7 | RSVD | Reserved. Set to 1. |
| 6:5 | DISPEN_SKEW | Display Enable Skew Control. This value is a binary encoded value that specifies how many character clocks to skew the horizontal display enable signal by (0 character clocks - 3 character clocks) before it is sent to the attribute controller. This field is used to accommodate differences in the length of the video pipeline (frame buffer to pixel output) in various text and graphics modes. |
| 4:0 | H_BLANK_END [4:0] | Horizontal Blank End Register Bits [4:0]. This 6-bit value is a compare target for the character count where the horizontal blank signal ends. Bit 5 of this value is in the Horizontal Sync End register (Index 05h[7]). Note that not all horizontal counter bits are compared, which can create aliased compares depending upon the binary values involved in the count range and compare values. |

6.6.19.7 Horizontal Sync Start

Index 04h
 Type R/W
 Reset Value 00h

Horizontal Sync Start Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|---|
| 7:0 | H_SYNC_ST | Horizontal Sync Start. This value specifies the character position where the horizontal sync pulse starts. |

6.6.19.8 Horizontal Sync End

Index 05h
 Type R/W
 Reset Value 00h

Horizontal Sync End Register Bit Descriptions

| Bit | Name | Description |
|-----|--------------|---|
| 7 | H_BLANK_END5 | Horizontal Blank End bit 5. See H_BLANK_END[4:0] bit description (Index 03h[4:0]). |
| 6:5 | RSVD | Not Implemented. (HSync Delay). |
| 4:0 | H_SYNC_END | Horizontal Sync End. These bits represent the low five bits of the character position where the horizontal sync signal ends. |

6.6.19.9 Vertical Total

Index 06h
 Type R/W
 Reset Value 00h

Vertical Total Register Bit Descriptions

| Bit | Name | Description |
|-----|--------------|--|
| 7:0 | V_TOTAL[7:0] | Vertical Total Register Bits [7:0]. This is the low eight bits of a value that specifies the total number of scan lines on the screen minus 2. This value includes the blanking area and determines the vertical refresh rate. The high two bits of this value are in the Overflow register (Index 07h[5,1]). |

6.6.19.10 Overflow

Index 07h
 Type R/W
 Reset Value xxh

These are the high-order bits for several of the vertical programming values. See the descriptions of the respective vertical registers for descriptions of these fields.

Overflow Register Bit Descriptions

| Bit | Name | Description |
|-----|----------------|--|
| 7 | V_SYNC_ST9 | Vertical Sync Start Bit 9. See V_SYNC_ST[7:0] bit description (Index 10h[7:0]). V_SYNC_ST8 is located at bit 2 |
| 6 | V_DISP_EN_END9 | Vertical Display Enable End Bit 9. See V_DISP_END[7:0] bit description (Index 12h[7:0]). V_DISP_END8 is located at bit 1 |
| 5 | V_TOTAL9 | Vertical Total Bit 9. See V_TOTAL[7:0] bit description (Index 06h[7:0]). V_TOTAL8 is located at bit 0. |
| 4 | LINE_COMP8 | Line Compare Bit 8. See LINE_COMP[7:0] bit description (Index 18h[7:0]). LINE_COMP9 is located at Index 09h[6]. |
| 3 | V_BLANK_ST8 | Vertical Blank Start Bit 8. See V_BLANK_ST[7:0] bit description (Index 15h[7:0]). V_BLANK_ST9 is located at Index 09h[5]. |
| 2 | V_SYNC_ST8 | Vertical Sync Start Bit 8. See V_SYNC_ST[7:0] bit description (Index 10h[7:0]). V_SYNC_ST9 is located at bit 7. |
| 1 | V_DISP_EN_END8 | Vertical Display Enable End Bit 8. See V_DISP_END[7:0] bit description (Index 12h[7:0]). V_DISP_END9 is located at bit 6. |
| 0 | V_TOTAL8 | Vertical Total Bit 8. See VTOTAL[7:0] bit description (Index 06h[7:0]). V_TOTAL9 is located at bit 5. |

6.6.19.11 Preset Row Scan

Index 08h
 Type R/W
 Reset Value 00h

Preset Row Scan Register Bit Descriptions

| Bit | Name | Description |
|-----|------|------------------|
| 7 | RSVD | Reserved. |

Preset Row Scan Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|--|
| 6:5 | BYPE_PAN | Byte Panning. This value causes the pixel data stream to be fetched zero, one, two, or three character positions early for use with pel panning in the attribute controller. This field is used when the video serializers are chained together (by two or by four). |
| 4:0 | ROW_SCAN | Starting Row Scan. This specifies the value loaded into the row scan counter on the first text line of the screen. Changing this value in text modes allows the screen to be scrolled on a scan line basis rather than a text line basis. The starting row scan count for all subsequent scan lines is 0. |

6.6.19.12 Maximum Scan Line

Index 09h
Type R/W
Reset Value 00h

Maximum Scan Line Register Bit Descriptions

| Bit | Name | Description |
|-----|-------------|---|
| 7 | DBL_SCAN | Double Scan. When this bit is set to a 1, the row scan counter increments every other scan line. When this bit is cleared to 0, the row scan counter increments on every scan line. This bit is used to make 200 line text modes occupy 400 physical scan lines on the screen. |
| 6 | LN_CMP9 | Line Compare Register Bit 9. See LINE_COMP[7:0] bit description (Index 18h[7:0]). LINE_COMP8 is located at Index 07h[4]. |
| 5 | V_BLANK_ST9 | Vertical Blank Start Register Bit 9. See V_BLANK_ST[7:0] bit description (Index 15h[7:0]). V_BLANK_ST8 is located at Index 09h[3]. |
| 4:0 | MAX_LINE | Maximum Scan Line. This field specifies the number of scan lines per character row minus 1. The row scan counter will count up to this value then go to 0 for the next character row. |

6.6.19.13 Cursor Start

Index 0Ah
Type R/W
Reset Value 00h

Cursor Start Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|--|
| 7:6 | RSVD | Reserved. |
| 5 | CURS_OFF | Cursor Off. When set to 1, the cursor is turned off and will not appear on the screen. When this bit is 0, the cursor is displayed. This bit is only applicable in text modes. |
| 4:0 | CURS_ST | Cursor Start. This field specifies the first scan line in the character box where the cursor is displayed. If this value is greater than the Cursor End value (CURS_END, Index 0Bh[4:0]), then no cursor is displayed. If this value is equal to the CURS_END value, then the cursor occupies a single scan line. |

6.6.19.14 Cursor End

Index 0Bh
 Type R/W
 Reset Value 00h

Cursor End Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|--|
| 7 | RSVD | Reserved. |
| 6:5 | CURS_SKEW | Cursor Skew. This field allows the cursor to be skewed by zero, one, two, or three character positions to the right. |
| 4:0 | CURS_END | Cursor End. This field specifies the last scan line in the character box where the cursor is displayed. See CURS_ST bit descriptions (Index 0Ah[4:0]) for more information. |

6.6.19.15 Start Address High

Index 0Ch
 Type R/W
 Reset Value 00h

Start Address High Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|--|
| 7:0 | ST_ADDR_HI | Start Address Register Bits [15:8]. Together with the register (ST_ADDR_LOW, Index 0Dh[7:0]), this value specifies the frame buffer address used at the beginning of a screen refresh. It represents the upper left corner of the screen. |

6.6.19.16 Start Address Low

Index 0Dh
 Type R/W
 Reset Value 00h

Start Address Low Register Bit Descriptions

| Bit | Name | Description |
|-----|-------------|--|
| 7:0 | ST_ADDR_LOW | Start Address Register Bits [7:0]. Together with the register (ST_ADDR_HI, Index 0Ch[7:0]), this value specifies the frame buffer address used at the beginning of a screen refresh. It represents the upper left corner of the screen. |

6.6.19.17 Cursor Location High

Index 0Eh
 Type R/W
 Reset Value 00h

Cursor Location High Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|---|
| 7:0 | CURS_HI | Cursor Location Register Bits [15:8]. Together with the register (CURS_LOW, Index 0Fh[7:0]), this value specifies the frame buffer address where the cursor is displayed in text mode. The cursor will appear at the character whose memory address corresponds to this value. |

6.6.19.18 Cursor Location Low

Index 0Fh
 Type R/W
 Reset Value 00h

Cursor Location Low Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|---|
| 7:0 | CURS_LOW | Cursor Location Register Bits [7:0]. Together with the register (CURS_HI, Index 0Eh[7:0]), this value specifies the frame buffer address where the cursor is displayed in text mode. The cursor will appear at the character whose memory address corresponds to this value. |

6.6.19.19 Vertical Sync Start

Index 10h
 Type R/W
 Reset Value 00h

Vertical Sync Start Register Bit Descriptions

| Bit | Name | Description |
|-----|--------------|--|
| 7:0 | VERT_SYNC_ST | Vertical Sync Start Register Bits [7:0]. This value specifies the scan line number where the vertical sync signal will go active. This is a 10-bit value. Bits 9 and 8 are in the Overflow register (Index 07h[7,2]). |

6.6.19.20 Vertical Sync End

Index 11h
 Type R/W
 Reset Value 00h

Vertical Sync End Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|--|
| 7 | WR_PROT | Write-Protect Registers. This bit is used to prevent old EGA programs from writing invalid values to the VGA horizontal timing registers. The LINE_COMP8 (Index 07h[4]) is not protected by this bit. |
| 6 | RSVD | Not Implemented. (Refresh Cycle Select) |
| 5 | RSVD | Not Implemented. (Enable Vertical Interrupt) |
| 4 | RSVD | Not Implemented. (Clear Vertical Interrupt) |
| 3:0 | V_SYNC_END | Vertical Sync End Register Bits [3:0]. This field represents the low four bits of a compare value that specifies which scan line that the vertical sync signal goes inactive. |

6.6.19.21 Vertical Display Enable End

Index 12h
 Type R/W
 Reset Value 00h

Vertical Display Enable End Register Bit Descriptions

| Bit | Name | Description |
|-----|---------------|--|
| 7:0 | V_DISP_EN_END | Vertical Display Enable End Register Bits [7:0]. This is a 10-bit value that specifies the scan line where the vertical display enable signal goes inactive. It represents the number of active scan lines minus 1. Bits 9 and 8 of this value are in the Overflow register (Index 07h[6,1]). |

6.6.19.22 Offset

Index 13h
 Type R/W
 Reset Value 00h

Offset Register Bit Descriptions

| Bits | Name | Description |
|------|------|--|
| 7:0 | OFST | Offset. This field specifies the logical line width of the screen. This value (multiplied by two or four depending on the CRTIC clocking mode) is added to the starting address of the current scan line to get the starting address of the next scan line. |

6.6.19.23 Underline Location

Index 14h
 Type R/W
 Reset Value 00h

Underline Location Register Bit Descriptions

| Bit | Name | Description |
|-----|------|--|
| 7 | RSVD | Reserved. |
| 6 | DW | Doubleword Mode. When this bit is a 1, CRTIC memory addresses are DWORD addresses, and the CRTIC refresh counter effectively increments by 4. When this bit is a 0, the address increment is determined by the Byte Mode bit in the CRTIC Mode Control register (Index 17h[6]). |
| 5 | RSVD | Not Implemented. (Count by 4) |
| 4:0 | UL | Underline Location. This field specifies the row scan value where the underline appears in the character box in text modes. |

6.6.19.24 Vertical Blank Start

Index 15h
 Type R/W
 Reset Value 00h

Vertical Blank Start Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7:0 | V_BL_ST | Vertical Blank Start Register Bits [7:0]. This is the low eight bits of a value that specifies the starting scan line of the vertical blank signal. This is a 10-bit value. Bit 8 is in the Overflow register (Index 07h[3]) and bit 9 is in the Maximum Scan Line register (Index 09h[5]). |

6.6.19.25 Vertical Blank End

Index 16h
 Type R/W
 Reset Value 00h

Vertical Blank End Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|--|
| 7:0 | V_BL_END | Vertical Blank End. This value specifies the low eight bits of a compare value that represents the scan line where the vertical blank signal goes inactive. |

6.6.19.26 CRTC Mode Control

Index 17h
 Type R/W
 Reset Value 00h

CRTC Mode Control Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7 | ENSYNC | Enable Syncs. When set to 1, this bit enables the horizontal and vertical sync signals. When 0, this bit holds both sync flip-flops reset. |
| 6 | BTMD | Byte Mode. If the DWORD mode bit (DW, Index 14h[6]) is 0, then this bit configures the CRTC addresses for byte addresses when set to 1, or WORD addresses when set to 0. If DW is set to 1, then this bit is ignored. See Table 6-55 on page 371 for information on the various CRTC addressing modes. |
| 5 | AW | Address Wrap. When the CRTC is addressing the frame buffer in Word Mode (Byte Mode = 0, DWORD Mode = 0) then this bit determines which address bit occupies the MA0 bit position of the address sent to the frame buffer memory. If Address Wrap = 0, CRTC address counter bit 13 occupies the MA0 position. If Address Wrap = 1, then CRTC address counter bit 15 is in the MA0 position. See Table 6-55 on page 371 for information on the various CRTC addressing modes. |
| 4 | RSVD | Reserved. |
| 3 | RSVD | Not Implemented. (Count by 2) |
| 2 | VCLK_SL | VCLK Select. This bit determines the clocking for the vertical portion of the CRTC. If this bit is 0, the horizontal sync signal clocks the vertical section. If this bit is 1, the horizontal sync divided by two clocks the vertical section. |

CRTC Mode Control Register Bit Descriptions (Continued)

| Bit | Name | Description |
|-----|----------|---|
| 1 | SL_RSCBT | Select Row Scan Bit. This bit determines which CRTC signal appears on the MA14 address bit sent to the frame buffer memory. If this bit is a 0, bit 1 of the Row Scan counter appears on MA14. If this bit is a 1, then CRTC address counter bit 14, 13, or 12 appears on MA14. See Table 6-55 on page 371 for more information. |
| 0 | SL_A13 | Select A13. This bit determines which CRTC signal appears on the MA13 address bit sent to the frame buffer memory. If this bit is a 0, bit 0 of the Row Scan counter appears on MA13. If this bit is a 1, then CRTC address counter bit 13, 12, or 11 appears on MA13. See Table 6-55 on page 371 for more information. |

Table 6-55 illustrates the various frame buffer addressing schemes. In the table, MA_x represents the frame buffer memory address signals, A_x represents the CRTC address counter signals, RS_x represents row scan counter output bits. The binary value in the column headings is a concatenation of the DWORD Mode and Byte Mode bits. (i.e., {DWORD Mode, ByteMode} in verilog.)

Table 6-55. CRTC Memory Addressing Modes

| Frame Buffer Memory Address Bit | Byte Mode (01) | Word Mode (00) | DWORD Mode (1X) |
|---------------------------------|----------------|----------------|-----------------|
| MA0 | A0 | A15 or A13 | A12 |
| MA1 | A1 | A0 | A13 |
| MA2 | A2 | A1 | A0 |
| MA3 | A3 | A2 | A1 |
| MA4 | A4 | A3 | A2 |
| MA5 | A5 | A4 | A3 |
| MA6 | A6 | A5 | A4 |
| MA7 | A7 | A6 | A5 |
| MA8 | A8 | A7 | A6 |
| MA9 | A9 | A8 | A7 |
| MA10 | A10 | A9 | A8 |
| MA11 | A11 | A10 | A9 |
| MA12 | A12 | A11 | A10 |
| MA13 | A13 or RS0 | A12 or RS0 | A11 or RS0 |
| MA14 | A14 or RS1 | A13 or RS1 | A12 or RS1 |
| MA15 | A15 | A14 | A13 |

6.6.19.27 Line Compare

Index 18h
 Type R/W
 Reset Value 00h

Line Compare Register Bit Descriptions

| Bit | Name | Description |
|-----|----------------|--|
| 7:0 | LINE_COMP[7:0] | Line Compare Register Bits [7:0]. This value specifies the low eight bits of a compare value that represents the scan line where the CRTIC frame buffer address counter is reset to 0. This can be used to create a split screen by using the Start Address registers to specify a non-zero location at which to begin the screen image. The lower portion of the screen (starting at frame buffer address 0) is immune to screen scrolling (and pel panning as specified in the Attribute Mode Control register (Index 10h). Line Compare is a 10-bit value. Bit 8 is located in the Overflow register (Index 07h[4]) and bit 9 is in the Maximum Scan Line register (Index 09h[6]). |

6.6.19.28 CPU Data Latch State

Index 22h
 Type RO
 Reset Value 00h

CPU Data Latch State Register Bit Descriptions

| Bit | Name | Description |
|-----|------|---|
| 7:0 | DLV | Data Latch Value. This read only field returns a byte of the CPU data latches and can be used in VGA save/restore operations. The graphics controller's Read Map Select field (Index 04h[1:0]) specifies which byte/map (0-3) is returned. |

6.6.19.29 Attribute Index/Data FF State

Index 24h
 Type RO
 Reset Value 00h

Attribute Index/Data FF State Register Bit Descriptions

| Bit | Name | Description |
|-----|------|--|
| 7 | FFST | FF State. This read only bit indicates the state of the attribute controller index/data flip-flop. When this bit is 0, the next write to Index 3C0h will write an index value; when this bit is 1, the next write to Index 3C0h will write a data register value. |
| 6:0 | RSVD | Reserved. |

6.6.19.30 Attribute Index State

Index 26h
 Type RO
 Reset Value xxh

Attribute Index State Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|---|
| 7:6 | RSVD | Reserved. |
| 5:0 | ATT_IN_VA | Attribute Index Value. This read only value indicates the value of Attribute Index register bits [5:0] (Index 3C0h). |

6.6.20 VGA Graphics Controller Registers

The graphics controller registers are accessed by writing an index value to the Graphics Controller Index register (Index Address 3CEh) and reading or writing the register using the Graphics Controller Data register (Data Address 3CFh).

Table 6-56. Graphics Controller Registers Summary

| Index | Type | Register | Reset Value | Reference |
|-------|------|-------------------------------|-------------|-----------|
| -- | R/W | VGA Graphics Controller Index | xxh | Page 373 |
| -- | R/W | VGA Graphics Controller Data | xxh | Page 374 |
| 00h | R/W | VGA Set/Reset | xxh | Page 374 |
| 01h | R/W | VGA Enable Set/Reset | xxh | Page 374 |
| 02h | R/W | VGA Color Compare | xxh | Page 375 |
| 03h | R/W | VGA Data Rotate | xxh | Page 375 |
| 04h | R/W | VGA Read Map Select | xxh | Page 376 |
| 05h | R/W | VGA Graphics Mode | xxh | Page 376 |
| 06h | R/W | VGA Miscellaneous | xxh | Page 377 |
| 07h | R/W | VGA Color Don't Care | xxh | Page 378 |
| 08h | R/W | VGA Bit Mask | xxh | Page 378 |

6.6.20.1 VGA Graphics Controller Index

Index Address 3CEh
 Type R/W
 Reset Value xxh

VGA Graphics Controller Index Register Bit Descriptions

| Bit | Name | Description |
|-----|-------|------------------|
| 7:4 | RSVD | Reserved. |
| 3:0 | INDEX | Index. |

6.6.20.2 VGA Graphics Controller Data

Data Address 3CFh
 Type R/W
 Reset Value xxh

VGA Graphics Controller Data Register Bit Descriptions

| Bit | Name | Description |
|-----|------|------------------|
| 7:4 | RSVD | Reserved. |
| 3:0 | DATA | Data. |

6.6.20.3 VGA Set/Reset

Index 00h
 Type R/W
 Reset Value xxh

Bits [3:0] allow bits in their respective maps to be set or reset through write modes 0 or 3. See Section 6.5.5.3 "Write Modes" on page 290 for more information.

VGA Set/Reset Register Bits Bit Descriptions

| Bit | Name | Description |
|-----|--------|-------------------------|
| 7:4 | RSVD | Reserved. |
| 3 | SR_MP3 | Set/Reset Map 3. |
| 2 | SR_MP2 | Set/Reset Map 2. |
| 1 | SR_MP1 | Set/Reset Map 1. |
| 0 | SR_MP0 | Set/Reset Map 0 |

6.6.20.4 VGA Enable Set/Reset

Index 01h
 Type R/W
 Reset Value xxh

Bits [3:0] enable the Set/Reset function for their respective maps in write mode 0. See Section 6.5.5.3 "Write Modes" on page 290 for more information.

VGA Enable Set/Reset Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|--------------------------------|
| 7:4 | RSVD | Reserved. |
| 3 | EN_SR_MP3 | Enable Set/Reset Map 3. |
| 2 | EN_SR_MP2 | Enable Set/Reset Map 2. |
| 1 | EN_SR_MP1 | Enable Set/Reset Map 1. |
| 0 | EN_SR_MP0 | Enable Set/Reset Map 0. |

6.6.20.5 VGA Color Compare

Index 02h
 Type R/W
 Reset Value xxh

Bits [3:0] specify a compare value that allows the CPU to compare pixels in planar modes. Read mode 1 performs a comparison based on these bits combined with the Color Don't Care bits. Data returned will contain a 1 in each one of the eight pixel positions where a color match is found. See the description of read modes (Section 6.5.5.4 on page 291) for more information.

VGA Color Compare Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|-----------------------------|
| 7:4 | RSVD | Reserved. |
| 3 | CO_CM_MP3 | Color Compare Map 3. |
| 2 | CO_CM_MP2 | Color Compare Map 2. |
| 1 | CO_CM_MP1 | Color Compare Map 1. |
| 0 | CO_CM_MP0 | Color Compare Map 0. |

6.6.20.6 VGA Data Rotate

Index 03h
 Type R/W
 Reset Value xxh

VGA Data Rotate Bit Descriptions Bit Descriptions

| Bit | Name | Description |
|-----|--------|---|
| 7:5 | RSVD | Reserved. |
| 4:3 | WROP | Write Operation. Data written to the frame buffer by the CPU can be logically combined with data already in the CPU data latches. 00: Copy (CPU data written unmodified). 01: CPU data ANDed with latched data. 10: CPU data ORed with latched data. 11: CPU data XORed with latched data. See the description of write modes (Section 6.5.5.3 on page 290) for more information. |
| 2:0 | ROTCNT | Rotate Count. This value is used to rotate the CPU data before it is used in write modes 0 and 3. The CPU data byte written is rotated right, with low bits wrapping to the high bit positions. See the description of write modes (Section 6.5.5.3 on page 290) for more information. |

6.6.20.7 VGA Read Map Select

Index 04h
 Type R/W
 Reset Value xxh

VGA Read Map Select Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|---|
| 7:2 | RSVD | Reserved. |
| 1:0 | R_MP_SL | <p>Read Map Select. This field specifies which map CPU read data is taken from in read mode 0. In Odd/Even modes (specified by the Odd/Even bit in the Graphics Mode register, Index 05h[4]) bit 1 of this field specifies which pair of maps returns data.</p> <p>When bit 1 is 0, data is returned from maps 0 and 1. When bit 1 is 1, data is returned from maps 2 and 3. The CPU read address bit A0 determines which byte is returned (low or high) in Odd/Even modes. In non-Odd/Even modes, these bits (both bits [1:0]) specify the map to read (0, 1, 2, or 3) and the CPU accesses data sequentially within the specified map.</p> |

6.6.20.8 VGA Graphics Mode

Index 05h
 Type R/W
 Reset Value xxh

VGA Graphics Mode Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|--|
| 7 | RSVD | Reserved. |
| 6 | 256_CM | <p>256 Color Mode. When set to a 1, this bit configures the video serializers in the graphics controller for the 256 color mode (BIOS mode 13h). When this bit is 0, the Shift Register Mode bit (bit 5) controls the serializer configuration.</p> |
| 5 | SH_R_MD | <p>Shift Register Mode. When set to a 1, this bit configures the video serializers for BIOS modes 4 and 5. When this bit is 0, the serializers are taken in parallel (i.e., configured for 4-bit planar mode operation).</p> <p>Note that the serializers are also wired together serially so that map 3 bit 7 feeds map 2 bit 0, map 2 bit 7 feeds map 1 bit 0, and map 1 bit 7 feeds map 0 bit 0. This allows for a 32-pixel 1 bit-per-pixel serializer to be used. For this configuration, color planes 1, 2, and 3 should be masked off using the Color Plane Enable register (Attribute Controller, Index 12h, on page 381.)</p> |
| 4 | ODD_EVEN | <p>Odd/Even. When this bit is set to 1, CPU address bit A0 will select between maps 0 and 1 or maps 2 and 3 depending on the state of the Read Map Select field (Index 04h[1:0]). When this bit is 0, the CPU accesses data sequentially within a map. This bit is equivalent to the Odd/Even bit in the VGA Miscellaneous register (Index 06h[2]), but is inverted in polarity from that bit.</p> |
| 3 | RD_MD | <p>Read Mode. This bit determines what is returned to the CPU when it reads the frame buffer. When this bit is 1, the result of a color compare operation is returned. The eight bits in the CPU read data contain a 1 in each pixel position where the color compare operation was true, and a 0 where the operation was false. When this bit is 0, frame buffer map data is returned.</p> |
| 2 | RSVD | Reserved. |

VGA Graphics Mode Register Bit Descriptions

| Bit | Name | Description |
|-----|-------|---|
| 1:0 | WR_MD | <p>Write Mode. This field specifies how CPU data is written to the frame buffer. Note that the Write Operation field in the VGA Data Rotate register (Index 03h[4:3]) specifies how CPU data is combined with data in the data latches for write modes 0, 2, and 3.</p> <p>00: Write Mode 0: CPU data is rotated by the count in the VGA Data Rotate register. Each map enabled by the VGA Map Mask Register (Index 02h) is written by the rotated CPU data combined with the latch data (if set/reset is NOT enabled for that map) or by the map's corresponding set/reset bit replicated across the 8-bit byte (if set/reset IS enabled for that map). The VGA Bit Mask Register (Index 08h) is used to protect individual bits in each map from being updated.</p> <p>01: Write Mode 1: Each map enabled by the VGA Map Mask Register is written with its corresponding byte in the data latches.</p> <p>10: Write Mode 2: CPU data is replicated for each map and combined with the data latches and written to memory. The VGA Bit Mask Register (Index 08h) is used to protect individual bits in each map from being updated.</p> <p>11: Write Mode 3: Each map is written with its corresponding Set/Reset bit replicated through a byte (Enable Set/Reset is ignored). The CPU data is rotated and ANDed with the VGA Bit Mask Register (Index 08h). The resulting mask is used to protect individual bits in each map.</p> |

6.6.20.9 VGA Miscellaneous

| | |
|-------------|-----|
| Index | 06h |
| Type | R/W |
| Reset Value | xxh |

VGA Miscellaneous Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|---|
| 7:4 | RSVD | Reserved. |
| 3:2 | MEM_MAP | <p>Memory Map. This field controls the address mapping of the frame buffer in the CPU memory space.</p> <p>00: Memory Map 0: A0000 to BFFFF (128 KB) 01: Memory Map 1: A0000 to AFFFF (64 KB) 10: Memory Map 2: B0000 to B7FFF (32 KB) 11: Memory Map 3: B8000 to BFFFF (32 KB)</p> |
| 1 | ODD_EVEN | Odd/Even. When set to 1, this bit replaces the CPU A0 address bit with a higher order bit when addressing the frame buffer. Odd maps are then selected when CPU A0 = 1, and even maps selected when CPU A0 = 0. |
| 0 | GPH_MD | <p>Graphics Mode.</p> <p>0: Text mode operation. 1: Graphics mode operation.</p> |

6.6.20.10 VGA Color Don't Care

Index 07h
 Type R/W
 Reset Value xxh

VGA Color Don't Care Register Bit Descriptions

| Bit | Name | Description |
|-----|--------|---|
| 7:4 | RSVD | Reserved. |
| 3 | CM_PR3 | Compare Map 3. This bit enables (bit = 1) or excludes (bit = 0) map 3 from participating in a color compare operation. |
| 2 | CM_PR2 | Compare Map 2. This bit enables (bit = 1) or excludes (bit = 0) map 2 from participating in a color compare operation. |
| 1 | CM_PR1 | Compare Map 1. This bit enables (bit = 1) or excludes (bit = 0) map 1 from participating in a color compare operation. |
| 0 | CM_PR0 | Compare Map 0. This bit enables (bit = 1) or excludes (bit = 0) map 0 from participating in a color compare operation. |

6.6.20.11 VGA Bit Mask

Index 08h
 Type R/W
 Reset Value xxh

VGA Bit Mask Register Bit Descriptions

| Bit | Name | Description |
|-----|--------|---|
| 7:0 | BT_MSK | Bit Mask. The bit mask is used to enable or disable writing to individual bits in each map. A 1 in the bit mask allows a bit to be updated, while a 0 in the bit mask writes the contents of the data latches back to memory, effectively protecting that bit from update. The data latches must be set by doing a frame buffer read in order for the masking operation to work properly. The bit mask is used in write modes 0, 2, and 3. |

6.6.21 Attribute Controller Registers

The attribute controller registers are accessed by writing an index value to the Attribute Controller Index register (3C0h) and reading or writing the register using the Attribute Controller Data register (3C0h for writes, 3C1h for reads).

Table 6-57. Attribute Controller Registers Summary

| Index | Type | Register | Reset Value | Reference |
|---------|------|--------------------------------------|-------------|-----------|
| -- | R/W | Attribute Controller Index/Data/Data | xxh | Page 379 |
| 00h-0Fh | R/W | EGA Palette | xxh | Page 379 |
| 10h | R/W | Attribute Mode Control | xxh | Page 380 |
| 11h | R/W | Overscan Color | xxh | Page 380 |
| 12h | R/W | Color Plane Enable | xxh | Page 381 |
| 13h | R/W | Horizontal Pel Panning | xxh | Page 381 |
| 14h | R/W | Color Select | xxh | Page 382 |

6.6.21.1 Attribute Controller Index/Data

| | |
|---------------|----------------------|
| Index Address | 3C0h |
| Data Address | 3C1h (R) 3C0h (W) |
| Type | R/W |
| Reset Value | xxh |

The attribute controller registers do not have a separate address for writing index and data information. Instead, an internal flip-flop alternates between index and data registers. Reading Input Status Register 1 (3BAh or 3DAh) clears the flip-flop to the index state. The first write to 3C0h following a read from Input Status Register 1 will update the index register. The next write will update the selected data register. The next write specifies a new index, etc.

Attribute Controller Index Register Bit Descriptions

| Bit | Name | Description |
|-----|-------------|---|
| 7:6 | RSVD | Reserved. |
| 5 | INT_PAL_AD | Internal Palette Address. This bit determines whether the EGA palette is addressed by the video pixel stream (bit = 1) or by the Attribute Controller Index register (bit = 0). This bit should be set to 1 for normal VGA operation. CPU I/O accesses to the palette are disabled unless this bit is a 0. |
| 4:0 | DATA_RG_INX | Data Register Index. This field addresses the individual palette and data registers. |

6.6.21.2 EGA Palette

| | |
|-------------|---------|
| Index | 00h-0Fh |
| Type | R/W |
| Reset Value | xxh |

EGA Palette Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7:6 | RSVD | Reserved. |
| 5:0 | COL_VAL | Color Value. Each of these 16 registers is used to expand the pixel value from the frame buffer (one, two, or four bits wide) into a 6-bit color value that is sent the video DAC. The EGA palette is "programmed out of the way" in 256 color mode. These registers can only be read or written when the Internal Palette Address bit in the Index register (3C0h) is 0. |

6.6.21.3 Attribute Mode Control

Index 10h
 Type R/W
 Reset Value xxh

Attribute Mode Control Register Bit Descriptions

| Bit | Name | Description |
|-----|--------------|---|
| 7 | P5:4_SEL | P5:4 Select. When this bit is a 1, bits [5:4] of the 8-bit VGA pixel value are taken from bits [1:0] of the Color Select register (Index 14h). When a 0, bits [5:4] of the pixel are taken from bits [5:4] of the EGA palette output. |
| 6 | PEL_W | Pel Width. This bit is used in 256 color mode to shift four pixels through the attribute controller for each character clock. Clearing this bit shifts eight pixels for each character clock. |
| 5 | PEL_PAN_COMP | Pel Panning Compatibility. When this bit is a 1, the scan lines following a line compare are immune to the effects of the pel panning. When this bit is a 0, the entire screen is affected by pel panning, regardless of the line compare operation. |
| 4 | RSVD | Reserved. |
| 3 | EN_BLINK | Enable Blink. When this bit is a 1, attribute bit 7 is used to cause a character to blink (bit 7 = 1) or not (bit 7 = 0). When this bit is 0, attribute bit 7 is used as a background intensity bit. |
| 2 | EN_LGC | Enable Line Graphics Codes. When this bit is 0, the 9th Dot in 9-wide character modes is always set to the background color. When this bit is 1, the 9th Dot is equal to the foreground color for character codes C0h-DFh, which are the line graphics character codes. |
| 1 | MON_EMU | Monochrome Emulation. When this bit is a 1, the underline in 9-Dot mode extends for all nine Dots and an underlined phrase will have a continuous line under it. When this bit is 0, the underline is only active for eight Dots, and an underlined phrase will have a broken line under it. |
| 0 | GR_MODE | Graphics Mode. When this bit is 1, graphics mode is selected and pixel data from the frame buffer is used to produce the pixel stream. When this bit is 0, text mode is selected, and text attribute and font pattern information is used to produce the pixel stream. |

6.6.21.4 Overscan Color

Index 11h
 Type R/W
 Reset Value xxh

Overscan Color Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|--|
| 7:0 | OVER_COLOR | Overscan Color. This value is output as the pixel value to the video DAC when the Display Enable signal from the CRTIC is inactive. |

6.6.21.5 Color Plane Enable

Index 12h
 Type R/W
 Reset Value xxh

Color Plane Enable Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|--|
| 7:4 | RSVD | Reserved. |
| 3 | EN_CO_PN3 | Enable Color Plane 3. This bit enables color plane 3. It is ANDed with its corresponding pixel bit and the resulting 4-bit value is used as the address into the EGA palette. |
| 2 | EN_CO_PN2 | Enable Color Plane 2. This bit enables color plane 2. It is ANDed with its corresponding pixel bit and the resulting 4-bit value is used as the address into the EGA palette. |
| 1 | EN_CO_PN1 | Enable Color Plane 1. This bit enables color plane 1. It is ANDed with its corresponding pixel bit and the resulting 4-bit value is used as the address into the EGA palette. |
| 0 | EN_CO_PN0 | Enable Color Plane 0. This bit enables color plane 0. It is ANDed with its corresponding pixel bit and the resulting 4-bit value is used as the address into the EGA palette. |

6.6.21.6 Horizontal Pel Panning

Index 13h
 Type R/W
 Reset Value xxh

Horizontal Pel Panning Register Bit Descriptions

| Bit | Name | Description | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------------|------------------|---|-----------------------------|------------------|--------------------------|-----------------------------|------|---|---|---|------|----|---|---|------|---|---|---|------|----|---|---|------|---|---|---|------|----|---|---|------|---|---|---|------|----|---|---|------|----|---|---|------|----|----|----|------|----|----|----|------|----|----|----|------|----|----|----|------|----|----|----|------|----|----|----|------|----|----|----|
| 7:4 | RSVD | Reserved. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3:0 | HPP | <p>Horizontal Pel Panning: This field specifies how many pixels the screen image should be shifted to the left by.</p> <table border="1"> <thead> <tr> <th>Bits [3:0]</th> <th>Mode 13h Panning</th> <th>9-Wide Text Mode Panning</th> <th>Panning for All Other Modes</th> </tr> </thead> <tbody> <tr><td>0000</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0001</td><td>--</td><td>2</td><td>1</td></tr> <tr><td>0010</td><td>1</td><td>3</td><td>2</td></tr> <tr><td>0011</td><td>--</td><td>4</td><td>3</td></tr> <tr><td>0100</td><td>2</td><td>5</td><td>4</td></tr> <tr><td>0101</td><td>--</td><td>6</td><td>5</td></tr> <tr><td>0110</td><td>3</td><td>7</td><td>6</td></tr> <tr><td>0111</td><td>--</td><td>8</td><td>7</td></tr> <tr><td>1000</td><td>--</td><td>0</td><td>-</td></tr> <tr><td>1001</td><td>--</td><td>--</td><td>--</td></tr> <tr><td>1010</td><td>--</td><td>--</td><td>--</td></tr> <tr><td>1011</td><td>--</td><td>--</td><td>--</td></tr> <tr><td>1100</td><td>--</td><td>--</td><td>--</td></tr> <tr><td>1101</td><td>--</td><td>--</td><td>--</td></tr> <tr><td>1110</td><td>--</td><td>--</td><td>--</td></tr> <tr><td>1111</td><td>--</td><td>--</td><td>--</td></tr> </tbody> </table> | Bits [3:0] | Mode 13h Panning | 9-Wide Text Mode Panning | Panning for All Other Modes | 0000 | 0 | 1 | 0 | 0001 | -- | 2 | 1 | 0010 | 1 | 3 | 2 | 0011 | -- | 4 | 3 | 0100 | 2 | 5 | 4 | 0101 | -- | 6 | 5 | 0110 | 3 | 7 | 6 | 0111 | -- | 8 | 7 | 1000 | -- | 0 | - | 1001 | -- | -- | -- | 1010 | -- | -- | -- | 1011 | -- | -- | -- | 1100 | -- | -- | -- | 1101 | -- | -- | -- | 1110 | -- | -- | -- | 1111 | -- | -- | -- |
| Bits [3:0] | Mode 13h Panning | 9-Wide Text Mode Panning | Panning for All Other Modes | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0000 | 0 | 1 | 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0001 | -- | 2 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0010 | 1 | 3 | 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0011 | -- | 4 | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0100 | 2 | 5 | 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0101 | -- | 6 | 5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0110 | 3 | 7 | 6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0111 | -- | 8 | 7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1000 | -- | 0 | - | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1001 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1010 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1011 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1100 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1101 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1110 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1111 | -- | -- | -- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

6.6.21.7 Color Select

| | |
|-------------|-----|
| Index | 14h |
| Type | R/W |
| Reset Value | xxh |

Color Select Register Bit Descriptions

| Bit | Name | Description |
|-----|--------|--|
| 7:4 | RSVD | Reserved. |
| 3:2 | P[7:6] | P7 and P6. These bits are used to provide the upper two bits of the 8-bit pixel value sent to the video DAC in all modes except the 256 color mode (mode 13h). |
| 1:0 | P[5:4] | P5 and P4. These bits are used to provide bits 5 and 4 of the 8-bit pixel value sent to the video DAC when the P5:4 Select bit is set in the Attribute Mode Control register (Index 10h[7]). In this case, they replace bits [5:4] coming from the EGA palette. |

6.6.22 Video DAC Registers

Video DAC palette registers are accessed by writing the Palette Address register at the read or write address, then performing three reads or writes, one for each of the red, green, and blue color values. The video DAC provides an address increment feature that allows multiple sets of color triplets to be read or written without writing the Palette Address register again. To invoke this feature, simply follow the first triplet read/write with the next triplet read/write.

The original IBM video DAC behavior for read operations is:

- 1) CPU initiates a palette read by writing INDEX to I/O address 3C7h.
- 2) Video DAC loads a temporary register with the value stored at palette[INDEX].
- 3) Video DAC increments INDEX (INDEX = INDEX + 1).
- 4) CPU reads red, green, blue color values from temporary register at I/O address 3C9h.
- 5) Loop to step 2.

The original IBM video DAC behavior for write operations is:

- 1) CPU initiates a palette write by writing INDEX to I/O address 3C8h.
- 2) CPU writes red, green, blue color values to temporary DAC registers at I/O address 3C9h.
- 3) Video DAC stores the temporary register contents in palette[INDEX].
- 4) Video DAC increments INDEX (INDEX = INDEX + 1).
- 5) Loop to step 2.

Table 6-58. Video DAC Registers Summary

| I/O Address | Type | Register | Reset Value | Reference |
|-------------|------|------------------------------|-------------|-----------|
| 3C8h | RO | Palette Address (Write Mode) | 00h | Page 383 |
| 3C7h | RO | Palette Address (Read Mode) | 00h | Page 383 |
| 3C7h | RO | DAC State | 00h | Page 383 |
| 3C9h | R/W | Palette Data | 00h | Page 380 |
| 3C6h | R/W | Pel Mask | 00h | Page 380 |

6.6.22.1 Video DAC Palette Address

Read Address 3C8h
 Write Address 3C7h (Palette Read Mode)
 3C8h (Palette Write Mode)
 Type RO
 Reset Value 00h

Video DAC Palette Address Register Bit Descriptions

| Bit | Name | Description |
|-----|------|------------------|
| 7:0 | ADDR | Palette Address. |

6.6.22.2 Video DAC State

Read Address 3C7h
 Write Address --
 Type RO
 Reset Value 00h

Video DAC State Register Bit Descriptions

| Bit | Name | Description |
|-----|--------|---|
| 7:2 | RSVD | Reserved. |
| 1:0 | DAC_ST | DAC State. This register returns the DAC state for save/restore operations. If the last palette address write was to 3C7h (read mode), both bits are 1 (value = 11). If the last palette address write was to 3C8h (write mode), both bits are 0 (value = 00). |

6.6.22.3 Video DAC Palette Data

Read Address 3C9h
 Write Address 3C9h
 Type R/W
 Reset Value 00h

Video DAC Palette Data Register Bit Descriptions

| Bit | Name | Description |
|-----|------------|--|
| 7:6 | RSVD | Reserved. |
| 5:0 | CO_CPN_VAL | Color Component Value. This is a 6-bit color component value that drives the video DAC for the appropriate color component when the current palette write address is used to address the video DAC in the pixel stream. |

6.6.22.4 Video DAC Palette Mask

| | |
|---------------|------|
| Read Address | 3C6h |
| Write Address | 3C6h |
| Type | R/W |
| Reset Value | 00h |

Video DAC Palette Mask Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|---|
| 7:0 | PAL_MSK | Palette Mask. These bits enable their respective color bits between the final VGA 8-bit pixel output and the DAC palette. The bits are ANDed with the incoming VGA pixel value and the result used to address the palette RAM. |

6.6.23 VGA Block Extended Registers

The Extended registers are accessed by writing an index value to the CRTC Index register (3B4h or 3D4h) and reading or writing the register using the CRTC Data register (3B5h or 3D5h). See the description of the I/O Address Select bit in the Section 6.6.17.1 "VGA Miscellaneous Output" on page 356 for more information on the I/O address of the CRTC registers.

Table 6-59. Extended Registers Summary

| Index | Type | Register | Reset Value | Reference |
|-------|-----------------|--------------------------------|-------------|-----------|
| 0030h | R/W | ExtendedRegisterLock | FFh | Page 385 |
| 043h | R/W (Note 1) | ExtendedModeControl | 00h | Page 385 |
| 044h | R/W (Note 1) | ExtendedStartAddress | 00h | Page 385 |
| 047h | R/W (Note 1) | WriteMemoryAperture | 00h | Page 386 |
| 048h | R/W (Note 1) | ReadMemoryAperture | 00h | Page 386 |
| 060h | R/W (Note 1) | BlinkCounterCtl (for Sim/Test) | 00h | Page 386 |
| 061h | R/W (Note 1) | BlinkCounter (for Sim/Test) | 00h | Page 387 |
| 070h | R/W (Note 1) | VGALatchSavRes | 00h | Page 387 |
| 071h | R/W (Note 1) | DACIFSavRes | 00h | Page 387 |

Note 1. R/W when unlocked, RO otherwise (see Section 6.6.23.1 "ExtendedRegisterLock" for details).

6.6.23.1 ExtendedRegisterLock

CRTC Index 030h
 Type R/W
 Reset Value FFh

ExtendedRegisterLock Register Bit Descriptions

| Bit | Name | Description |
|-----|------|--|
| 7:0 | LOCK | Lock. A value of 4Ch unlocks the extended registers. Any other value locks the extended registers so they are read only. If the extended registers are currently locked, a read to this register will return FFh. If they are unlocked, a read will return 0. |

6.6.23.2 ExtendedModeControl

CRTC Index 043h
 Type R/W
 Reset Value 00h

ExtendedModeControl Register Bit Descriptions

| Bit | Name | Description |
|-----|-----------|--|
| 7:3 | RSVD | Reserved. |
| 2:1 | VG_RG_MAP | DC Register Mapping. These bits determine the DC register visibility within the standard VGA memory space (A0000h-BFFFFh). Note that the VGA address space control bits override this feature. If the Miscellaneous Output register RAM Enable bit is 0, all VGA memory space is disabled. Or, if the Memory Map bits of the Graphics Miscellaneous register are set the same as these bits, then the VGA frame buffer memory will appear in this space instead of the GUI registers. 00: Disabled 01: A0000h 10: B0000h 11: B8000h |
| 0 | PACK_CH4 | Packed Chain4: When this bit is set, the chain4 memory mapping will not skip DWORDs as in true VGA. Host reads and writes to frame buffer DWORDs are contiguous. When this bit is 0, host accesses behave normally and access 1 DWORD out of every 4. Note that this bit has no effect on the VGA display refresh activity. This bit is only intended to provide a front end for packed SVGA modes being displayed by DC. |

6.6.23.3 ExtendedStartAddress

CRTC Index 044h
 Type R/W
 Reset Value 00h

ExtendedStartAddress Register Bit Descriptions

| Bit | Name | Description |
|-----|---------------------|--|
| 7:6 | RSVD | Reserved. |
| 5:0 | ST_AD_RG [21:16] | Start Address Register Bits [21:16]. Start Address Register Bits [23:18]: These bits extend the VGA start address to 24 bits. Bits [17:10] are in Start Address Hi (Index 0Ch), and bits [9:2] are in Start Address Lo (Index 0Ch). |

6.6.23.4 WriteMemoryAperture

CRTC Index 047h
 Type R/W
 Reset Value 00h

WriteMemoryAperture Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|---|
| 7:0 | WR_BASE | WriteBase. Offset added to the graphics memory base to specify where VGA write operations start. This value provides DWORD address bits [21:14] when mapping host VGA writes to graphics memory. This allows the VGA base address to start on any 64 KB boundary within the 8 MB of graphics memory. |

6.6.23.5 ReadMemoryAperture

CRTC Index 048h
 Type R/W
 Reset Value 00h

ReadMemoryAperture Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7:0 | RD_BASE | ReadBase. Offset added to the graphics memory base to specify where VGA read operations start. This value provides DWORD address bits [21:14] when mapping host VGA reads to graphics memory. This allows the VGA base address to start on any 64 KB boundary within the 8 MB of graphics memory. |

6.6.23.6 BlinkCounterCtl

CRTC Index 060h
 Type R/W
 Reset Value 00h

This register is for simulation and test only.

BlinkCounterCtl Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|---|
| 7 | HLD_CNT | Hold Count. When set, prevents the blink counter from incrementing with each leading edge VSYNC. |
| 6:5 | RSVD | Reserved. |
| 4:0 | BLNK_CNT | Blink Count. The blink counter is loaded with this value while the Sequencer Reset register is in the reset state. |

6.6.23.7 BlinkCounter

CRTC Index 061h
 Type RO
 Reset Value 00h

This register is for simulation and test only.

BlinkCounter Register Bit Descriptions

| Bit | Name | Description |
|-----|----------|---|
| 7:5 | RSVD | Reserved. |
| 4:0 | BLNK_CNT | Blink Count. These bits provide a real-time blink counter value. This register is not synchronized to the system clock domain. |

6.6.23.8 VGALatchSavRes

CRTC Index 070h
 Type R/W
 Reset Value 00h

VGALatchSavRes Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|---|
| 7:0 | VGA_LSR | VGALatchSavRes. This register is used to save/restore the 32-bit VGA data latch. When the CRTC index register is written, an internal byte counter is cleared to 0. Four successive reads or writes to the CRTC data register at this index will return or write bytes 0 (bits [7:0]), 1 (bits [15:8]), 2 (bits [23:16]), then 3 (bits [31:24]) in sequence. |

6.6.23.9 DACIFSavRes

CRTC Index 071h
 Type R/W
 Reset Value 00h

DACIFSavRes Register Bit Descriptions

| Bit | Name | Description |
|-----|---------|--|
| 7:0 | DACIFSR | DACIFSavRes. This register is used to save/restore the VGA palette interface logic state. When the CRTC index register is written, an internal byte counter is cleared to 0. Four successive reads or writes to the CRTC data register at this index will return or write bytes 0 (bits [7:0]), 1 (bits [15:8]), 2 (bits [23:16]), then 3 (bits [31:24]) in sequence. |